

Power MOSFETs

How does the frequency affect capacitance measurement?

About this document

This document will describe the accuracy of capacitance measurements for Power MOSFETs.

Target Device

[Power MOSFETs](#)

Contents

1. Introduction.....	2
2. Capacitance Basics of Power MOSFETs.....	2
2.1 Definition of MOSFET Capacitance Values	2
2.2 Fundamentals of Measurement Methods for Each Capacity	2
3. Low Cgd by Split-Gate Structure.....	5
4. Crss (Cgd) Measurements.....	6
5. Capacitance calculation with TCAD Simulation.....	7
6. Verification of the effects of inductance through simulation.....	8
7. Summary and Conclusion.....	10
8. [Appendix] Capacitive Reactance and Inductive Reactance	11
9. Reference.....	12

1. Introduction

This application note provides an overview of capacitance measurements in Power MOSFETs and examines how changes in measurement frequency affect the results. The influence of parasitic inductance in actual measurements is examined from various perspectives.

2. Capacitance Basics of Power MOSFETs

2.1 Definition of MOSFET Capacitance Values

The capacitance between each terminal of the Power MOSFET is shown in Figure 2-1. The relationships among input capacitance (C_{iss}), reverse transfer capacitance (C_{rss}), and output capacitance (C_{oss}) are as follows.

$$(a) C_{iss} = C_{gd} + C_{gs} \quad \text{--- Equation (1)}$$

$$(b) C_{rss} = C_{gd} \quad \text{--- Equation (2)}$$

$$(c) C_{oss} = C_{gd} + C_{ds} \quad \text{--- Equation (3)}$$

C_{gs} : Gate to source capacitance

C_{ds} : Drain to source capacitance

C_{gd} : Gate to drain capacitance




Figure 2-1 MOSFET Capacitance

2.2 Fundamentals of Measurement Methods for Each Capacity

The measurement conditions for capacitance are defined by the drain-to-source voltage (V_{DS}), gate-to-source voltage (V_{GS}), and a specified measurement frequency (f).

(a) Input Capacitance: C_{iss}

To measure input capacitance (C_{iss}), an AC voltage is applied to the gate while the source-side AC current is measured. During this process, the drain and source terminals are held at a fixed voltage. Although V_{DS} is a DC bias, it is considered shorted for AC during measurement; as a result, C_{iss} equals the sum of C_{gd} and C_{gs} , as described in Equation (1).

$$(a) C_{iss} = C_{gd} + C_{gs} \quad \text{--- Equation (1)}$$




Figure 2-2 C_{iss} Measurement

(2) Reverse Transfer Capacitance : Crss

To measure the reverse transfer capacitance (Crss), an AC voltage is applied to the gate while monitoring the AC current on the drain side. This process allows for the measurement of the capacitance (Cgd) between the gate and drain terminals, as described in Equation (2)

$$(b) C_{rss} = C_{gd} \text{ --- Equation (2)}$$




Figure 2-3 Crss Measurement

(3) Output capacitance Coss

To measure output capacitance (Coss), an AC voltage is applied to the drain while monitoring the AC current at the source; with Cgs terminals DC-short, Coss equals the sum of Cgd and Cds, as shown in Equation (3).

$$(c) C_{oss} = C_{gd} + C_{ds} \text{ --- Equation (3)}$$




Figure 2-4 Coss Measurement

The impedance (Z) for AC current (I_{ac}) and voltage (V_{ac}) can be described as follows:

$$Z = \frac{V_{ac}}{I_{ac}} \text{ --- Equation (4)}$$

$$Z = R + jX \text{ --- Equation (5)}$$

Z is described in terms of its real (resistance, R) and imaginary (reactance, X) parts. In theoretical capacitance calculations, ignoring any parasitic inductance from the measurement, the capacitance appears as the imaginary portion of the impedance and can be found with Equation (6). This indicates that capacitance can be calculated once V_{ac} , I_{ac} , and f are known from the measurement setup.

$$C = \frac{1}{2\pi fX} = \frac{I_{ac}}{2\pi fV_{ac}} \text{ --- Equation (6)}$$

Please refer to Appendix Section 8 for impedance theory details.

Below are measurement examples illustrating the capacitance values for the RBA190N15YANS-3UA04, 150 V 3.9 mΩ MOSFET in TOLL package. The actual capacitance varies considerably with the VDS voltage, as shown in Figure 2-5. In particular, Crss exhibits significant changes in capacitance depending on the gate structure as described in the next section.




Figure 2-5 VDS vs Capacitance

3. Low Cgd by Split-Gate Structure

Figure 3-1 illustrates both MOSFET with the gate structure of Standard-Gate Trench and Split-Gate Trench design. In contrast to Standard-Gate structures, the Split-Gate configuration reduces Cgd by using a shield poly gate that separates the gate area from the drain plane. As a result, this advancement allows the latest MOSFETs to operate at higher speeds.[1]




Table 3-2 provides specific examples of Crss values for MOSFETs from both other vendors and Renesas that are currently available. Products featuring a Split-Gate design typically exhibit a reverse transfer capacitance (Crss) that is 1 % or less of their input capacitance (Ciss). In comparison, conventional trench structure MOSFETs generally have a Crss-to-Ciss ratio ranging from 2 % to 10 %.

As previously noted, the Split-Gate Trench structure possesses an inherently lower Cgd, resulting in a decreased Crss/Ciss ratio. This characteristic helps to prevent self-turn-on in DC/DC applications and is regarded as advantageous.[3]

Table 3-2 . Crss (=Cgd) Comparison between Conventional & Split-Gate Trench

MOSFET Structure	Process/Voltage	P/N	$R_{DS(on) \max}$ (VGS=10V) (mΩ)	Crss (pF)	Ciss (pF)	Crss/Ciss
Conventional Standard-Gate Trench	Renesas (Trench) / 30 V	RJK03M5DPA	5.4	120	1350	8.89 %
	Renesas (ANM2) / 100 V	RBA250N10CHPF-4UA02	2.4	190	9500	2.00 %
	Renesas (ANL4) / 40 V	RBA100N04DANS-4UB02 / RBE020N04R0SZN6	2.0	335	4160	8.05 %
Split-Gate Trench	Renesas REXFET-1 / 150 V	RBA190N15YANS-3UA04 / RBE039N15R1SZQ4	3.9	33	5500	0.60 %
	Renesas REXFET-1 / 100 V	RBA300N10EANS-3UA02 / RBE015N10R1SZQ4	1.5	80	13000	0.62 %
	Renesas REXFET-1 / 80 V	RBA175N08EANS-4UA02 / RBE024N08R1SZN6	2.4	39	6900	0.56 %
	Company A / 80 V	MOSFET. A	2.6	38	5200	0.73 %
	Company B / 40 V	MOSFET. B	0.7	40	6500	0.61 %

4. Crss (Cgd) Measurements

When using standard measurement techniques, shorting G-S and D-S terminals respectively allows accurate capacitance measurement between Gate to Drain terminals in Figure 4-1(c). However, this approach does not allow for measurements with a VDS bias in place. Typical LCR meters are unable to measure capacitance effectively when a VDS bias is applied, so specialized equipment tools designed for MOSFET capacitance testing are required. For example, specialized power equipment such as power device analyzers/curve tracers can perform such measurements while maintaining the VDS bias.




Figure 4-1 (a)
Impedance Z locus




Figure 4-1 (b)
AC Equivalent Symbol




Figure 4-1 (c)
How to measure Cgd while applying VDS bias?

The latest Power MOSFETs necessitate ultra-low resistance and rapid switching capabilities. As a result of advancements in MOSFET architecture, the feedback capacitance C_{gd} has been significantly reduced and now varies dynamically by more than an order of magnitude with changes in VDS bias. Consequently, accurate measurement of C_{gd} has become increasingly challenging.

When using equipment tools designed for MOSFETs with impedance analyzer, connecting the AC guard of the capacitance meter (see Figure 4-2) provides an alternative path for current. This ensures that the alternating current flowing through C_{ds} does not return via C_{gs} to the CML node. The AC guard acts as the circuit common for the auto-balancing bridge and is connected to the shields of the four-terminal pair connectors. [4]




Figure 4-2 Crss Measurement using AC Guard Terminal

Connecting the AC guard to the third terminal ensures that current through the parasitic path (C_{ds}) does not impact measurement accuracy of the target capacitance (C_{gd}), as measurements are taken via the CML node. This approach presumes that the impedance of the AC guard node is substantially lower than that of the parasitic path (C_{gs}).

In practice, however, the presence of parasitic inductance (L_s) on the AC Guard side can notably affect the measurement, thereby making accurate determination of C_{gd} challenging.

5. Capacitance calculation with TCAD Simulation.

In the field of power devices, TCAD is widely recognized as the industry standard device simulator tool for both process and structural development. For the constructed device elements, electrical characteristic simulations (DC/AC/Transient) can be performed by applying electrical signals to the electrodes. To calculate various junction capacitances within devices, it is incorporating a range of established computational methods and is routinely used to confirm AC characteristics.

Figure 5-1 shows TCAD simulation results that yield *completely identical* at both 100 kHz and 1 MHz—there is absolutely no difference between the outcomes at these two frequencies. In contrast, measurement results from the actual device taken at 100 kHz and 1 MHz show better agreement with the calculated values at 100 kHz. It should also be clearly stated here that the measurements were thoroughly open/short calibrated before measurement.

The fact that the simulations give the same results at both frequencies shows that capacitance should not change depending on the measurement frequency. So, if any differences are found in the experimental data, those differences are probably due to errors in how the measurements were taken.




Figure 5-1 TCAD Results vs Measurement results by frequency calculation

6. Verification of the effects of inductance through simulation

SPICE models with Split-Gates can be downloaded from Renesas' website. These models are high-precision models and exhibit high reproducibility with actual measurements for DC characteristics [5]. Using this SPICE model, we compared simulations of conventional Standard-Gate Trench structures and Split-Gate structures for C_{rss} .




Figure 6-1 Simulation Circuit

Figure 6-2 shows SPICE simulation results using different L_s values from Figure 6-1. This L_s value indicates the parasitic inductance observed in actual measurements. Figure 6-2 (a) presents a Standard-Gate Trench structure, whereas Figure 6-2 (b) features a Split-Gate Trench design.

As you can see, in both graphs, when $L_s = 0$ nH, the values at 100 kHz and 1 MHz are identical. However, in the Split-Gate structure shown in Figure 6-2(b), even a slight increase in L_s causes the C_{rss} value to change significantly. It is clear that the results diverge greatly from those at 100 kHz.




Figure 6-2 (a)





Figure 6-2 (b)

Crss value by parasitic inductance L_s
(Normalize Value as of $L_s=0$ nH)

Next, let's examine the voltage dependence of C_{rss} with respect to V_{DS} . Figure 6-3 shows for the C_{rss} graph dependent on V_{DS} . Looking at the results for the Split-Gate Trench on the right side of Figure 6-3, In case of frequency of 1 MHz with $L \geq 50$ nH, the values are significantly different from those at 100 kHz. On the other hand, in conventional Standard-Gate Trench structures, even when L_s reaches 200 nH, no frequency-dependent differences are observed.

Given the commonly accepted physical constant that 1 nH is approximately equivalent to 1 mm in length, a value of 50 nH corresponds to roughly 50 mm of wiring. Since such measurements require strict tolerance, most devices are insufficient for accurate evaluation.

Figure 6-3 Crss Calculation by Ls



7. Summary and Conclusion

The latest technology with split-gate structures exhibits exceptionally low C_{rss} values, with relatively large C_{iss} which poses significant challenges for accurate measurement due to the impact of the structural input capacitance ratio and parasitic inductance components.

In theory, if parasitic inductance components are ignored, TCAD and SPICE simulations produce results that do not depend on measurement frequency. However, in actual measurements, measurement errors due to parasitic components (inductive reactance) have a large impact, making it important to measure at an appropriate frequency.

For such Split-Gate structure of Power MOSFETs, it has been demonstrated that even with proper calibration applied, actual measurements become very difficult in high-frequency regions such as 1 MHz due to the influence of parasitic inductance. On the other hand, conventional Standard-Gate Trench structures allow relatively accurate measurements even at 1 MHz.

Renesas REXFET datasheets do not specify the 1 MHz data because it is extremely challenging to conduct an actual measurement, not only for vendors but also for the users who use these products. Instead, Renesas datasheet provides results at *100 kHz*, enabling users to subsequently obtain measurements using an impedance meter/power analyzer, which can measure accurately for the sake of users.

Table 7-1 example of datasheet capacitance. (RBA190N15YANS-3UA04 / RBE039N15R1SZQ4)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Input Capacitance	C_{iss}	—	5500	—	pF	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}$ <i>$f = 100 \text{ kHz}$</i>
Output Capacitance	C_{oss}	—	1800	—	pF	
Reverse Transfer Capacitance	C_{rss}	—	33	—	pF	

8. [Appendix] Capacitive Reactance and Inductive Reactance

A basic understanding of electrical circuits is provided to explain impedance components and assess measured values.

Let's review capacitive and inductive reactance using a simple series RLC circuit (see Figure 8-1). The impedance Z at angular frequency ω can be separated into real and imaginary components as shown in equation (7). In Figure 8-2, when $\omega < 1/\sqrt{LC}$ (or when $\varphi < 0$), the reactance X is capacitive. Thus, for the RLC circuit to display capacitive behavior, the frequency f must be at or below $1/(2\pi\sqrt{LC})$.




Figure 8-1 Series RLC Circuit




Figure 8-2 Impedance Z locus

During capacitance measurements with an impedance analyzer, the inductive component is accurately eliminated through calibration. However, MOSFET capacitance does not correspond to a straightforward series RLC circuit; it varies according to the VDS bias and includes intricate pathways for parasitic RLC elements, thereby requiring highly precise measurement techniques.

Consequently, it is essential to consider these complexities when performing measurements in actual circuits.




Figure 8-3 Frequency Response

9. Reference

1. Renesas Electronics Corporation. (2025, November). [MOSFET REXFET-1 Middle Voltage Product Technology Development: Application Note \(R07AN0040EJ0100\)](#). Renesas Electronics Corporation.
2. Renesas Electronics Corporation. (2025, October). [Leveraging Split-Gate Trench Process to Advance MOSFET Performance: White Paper](#). Renesas Electronics Corporation.
3. Renesas Electronics Corporation. (2022, December). [Power MOSFETs Application Note: Application Note \(R07AN0007EJ0110\)](#). Renesas Electronics Corporation.
4. Keysight Technologies. (2015). [Direct Power MOSFET Capacitance Measurement at 3000V: Application Note \(No. 5990-7145EN\)](#). Keysight Technologies.
5. Renesas Electronics Corporation. (2025, May). [Renesas Power MOS SPICE Model: Application Note \(R07AN0048EJ0100\)](#). Renesas Electronics Corporation.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/.