

GENERAL LAYOUT GUIDELINES FOR 1893

- Use a power supply noise filtering scheme similar to the one shown on the corresponding evaluation board schematic.
- 0.01uF decoupling capacitors should be mounted on the component side of the board as close to the VDD pins as possible. The PCB trace to the VDD pins should be kept as short as possible, as should the PCB trace to the ground via.
- The external crystal should be mounted just next to the device with short traces. They should be separated and away from other traces.
- An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers.
- Use proper series termination resistors wherever applicable to match the board impedance.
- The impedance matching resistor/inductor network should be connected as close to the twisted pair Transmit/Receive lines as possible.
- The cable side center tap connections and shield of the integrated magnetics module should be bypassed to chassis ground, not chip VSS. Transformer center tap on the ICS1893 side should bypass to VSS if used. Check datasheet for correct connection. Ground planes are broken through the magnetics. Chip side bypass connections are to VSS. Cable side bypass connections are to chassis ground.
- If you are using non-integrated magnetics make sure that the unused twisted pairs are terminated using Bob Smith termination scheme. The Bob Smith termination absorbs capacitive coupled energy from the two twisted pairs not used in the Cat5 cable.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.