To our customers,

Old Company Name in Catalogs and Other Documents

   On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

RENESAS

M16C/62P Group, M16C/64A Group

Differences between M16C/62P and M16C/64A

1. Abstract

The following document describes differences between M16C/62P 100-pin version and M16C/64A 100-pin version. Refer to each device's hardware manual for details.

2. Introduction

The explanation of this application note is applied to the following conditions:
Applicable MCUs: M16C/62P 100-pin version, M16C/64A 100-pin version

3. Differences

3.1 Differences between Functions

Table 3.1 and Table 3.2 list differences between functions.

Table 3.1   Differences between functions (1/2) [1]

Item		M16C/62P	M16C/64A
Minimum Instruction Execution Time		41.7 ns (f(BCLK) = 24 MHz, VCC1 = 3.0 to 5.5 V) 100 ns (f(BCLK) = 10 MHz, VCC1 = 2.7 to 5.5 V)	40 ns (f(BLCK) = 25 MHz, VCC1 = 2.7 to 5.5 V)
Clock Generator		PLL, XIN, XCIN, on-chip oscillator (approx.1 MHz)	PLL, XIN, XCIN, 125 kHz on-chip oscillator
Power Consumption		14 mA (VCC1 = VCC2 = 5 V, f(BCLK) = 24 MHz) 8 mA (VCC1 = VCC2 = 3 V, f(BCLK) = 10 MHz) 1.8 uA (VCC1 = VCC2 = 3 V, f(XCIN) = 32 kHz, wait mode)	TBD (25 MHz / VCC1 = VCC2 = 3 V) TBD (VCC1 = VCC2 = 3 V, stop mode)
Power Control	Slow read mode	No	Yes
	Low current consumption read mode	No	Yes
CPU Clock After Reset		Main clock divided by 8	125 kHz on-chip oscillator clock divided by 8
$\overline{\text{NMI}}$ Pin		Input port	PM24 bit in the PM2 register = 0 (when $\overline{\text{NMI}}$ is disabled): I/O port (Nch open drain output) PM24 bit in the PM2 register = 1 (when $\overline{\text{NMI}}$ is enabled): Input port
External Bus	Expanded area	04000h to 07FFFh (when PM13 = 0) 08000h to 0FFFFh (when PM10 = 0) 10000h to 26FFFh 28000h to 7FFFFh 80000h to CFFFFh (when PM13 = 0) D0000h to FFFFFh (in microprocessor mode)	04000h to 07FFFh (when PM13 = 0) 08000h to 0CFFFh (when PM10 = 0) 0D800h to 0DFFFh 0E000h to 0FFFFh (when PM10 = 0) 10000h to 13FFFh (when PRG2C0 = 1) 14000h to 26FFFh 28000h to 7FFFFh 80000h to CFFFFh (when PM13 = 0) D0000h to FFFFFh (in microprocessor mode)
Interrupt		External interrupts: 8	External iterrupts: 13
Watchdog Timer	Reset start function	No	Selectable from start and stop
	Count source	CPU clock, on-chip oscillator (approx. 1 MHz)	CPU clock, on-chip oscillator (125 kHz)
DMA	DMAC	2 channels Trigger sources: 25	4 channels Trigger sources: 43

PM24 : Bit in the PM2 register
PM10, PM13 : Bits in the PM1 register
PRG2C0 : Bit in the PRG2C register

Note:
1. Refer to hardware manual for electrical characteristics and more details.

Table 3.2   Differences between functions (2/2) [1]

Item		M16C/62P	M16C/64A
Timer	Timer A, timer B count source	Selectable from f1, f2, f8, f32, and fC32	Selectable from f1TIMAB and f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, and fC32
	Real-time clock	No	Count: second, minute, hour, day of week
	PWM function	No	8 bits x 2
	Remote control signal receive function	No	2 circuits
Serial Interface	UART	Clock synchronous/asynchronous x 3 channels	Clock synchronous/asynchronous x 6 channels
	CEC	No	Yes
	Multi-master I^2C-bus interface	No	1 channel
A/D Converter	Resolution	8-bit/10-bit (selectable)	10-bit only
	Sample and hold	Yes/No (selectable)	Yes
CRC Calculator	Generator polynomial	CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$)	Selectable form CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) and CRC-16 ($X^{16} + X^{15} + X^2 + 1$)
	CRC snoop	No	Yes
Flash Memory	Address FFFFFh function setting	ROM code protect select function	Select options • Watchdog timer autostart function (after reset) • Count source protection mode select function (after reset) • ROM code protect function

	Memory map	User ROM
		   Program ROM 080000h to 0FFFFFh
		 Data flash
		   Block A 00F000h to 00FFFFh
			User ROM
			 • Program ROM1 080000h to 0FFFFFh
			 • Program ROM2 010000h to 013FFFh
			 Data flash
			 • Block A 00E000h to 00EFFFh
			 • Block B 00F000h to 00FFFFh

	User ROM (512-Kbyte)	64 Kbytes x 7 32 Kbytes x 1 8 Kbytes x 3 4 Kbytes x 2	64 Kbytes x 8 16 Kbytes x 1 (program ROM2)
	Data flash	4 Kbytes x 1 (block A)	4 Kbytes x 2 (block A, block B)
	Program method	In units of 1 word (16-bit)	In units of 2 words (32-bit)
	Erase method	Erase all unlocked blocks, block erase	Block erase
	User boot mode	No	Yes

Note:
1. Refer to hardware manual for electrical characteristics and more details.

3.2 Pin Characteristics

Table 3.3 lists differences between Pin Characteristics.

Table 3.3   Difference between Pin Characteristics

M16C/62P	M16C/64A	Changes from M16C/62P
P9_4 / TB4IN / DA1	P9_4 / TB4IN / DA1 / PWM1	Added: PWM1
P9_3 / TB3IN / DA0	P9_3 / TB3IN / DA0 / PWM0	Added: PWM0
P9_2 / TB2IN / SOUT3	P9_2 / TB2IN / SOUT3 / PMC0	Added: PMC0
P9_1 / TB1IN / SIN3	P9_1 / TB1IN / SIN3 / PMC1	Added: PMC1
P8_5 / $\overline{\text{NMI}}$	P8_5 / $\overline{\text{NMI}}$ / $\overline{\text{SD}}$ / CEC	Added: $\overline{\text{SD}}$/CEC
P8_1 / TA4IN / $\overline{\text{U}}$	P8_1 / TA4IN / $\overline{\text{U}}$ / $\overline{\text{CTS5}}$ / $\overline{\text{RTS5}}$	Added: $\overline{\text{CTS5}}$ / $\overline{\text{RTS5}}$
P8_0 / TA4OUT / U	P8_0 / TA4OUT / U / RXD5 / SCL5	Added: RXD5/SCL5
P7_7 / TA3IN	P7_7 / TA3IN / CLK5	Added: CLK5
P7_6 / TA3OUT	P7_6 / TA3OUT / TXD5 / SDA5	Added: TXD5/SDA5
P7_1 / TA0IN / TB5IN / RXD2 / SCL2	P7_1 / TA0IN / TB5IN / RXD2 / SCL2 / SCLMM	Added: SCLMM
P7_0 / TA0OUT / TXD2 / SDA2	P7_0 / TA0OUT / TXD2 / SDA2 / SDAMM	Added: SDAMM
P6_0 / $\overline{\text{CTS0}}$ / $\overline{\text{RTS0}}$	P6_0 / $\overline{\text{CTS0}}$ / $\overline{\text{RTS0}}$ / RTCOUT	Added: RTCOUT
P4_7 / $\overline{\text{CS3}}$	P4_7 / $\overline{\text{CS3}}$ / PWM1 / TXD7 / SDA7	Added: PWM1/TXD7/SDA7
P4_6 / $\overline{\text{CS2}}$	P4_6 / $\overline{\text{CS2}}$ / PWM0 / RXD7 / SCL7	Added: PWM0/RXD7/SCL7
P4_5 / $\overline{\text{CS1}}$	P4_5 / $\overline{\text{CS1}}$ / CLK7	Added: CLK7
P4_4 / $\overline{\text{CS0}}$	P4_4 / $\overline{\text{CS0}}$ / $\overline{\text{CTS7}}$ / $\overline{\text{RTS7}}$	Added: $\overline{\text{CTS7}}$ / $\overline{\text{RTS7}}$
P2_5 / AN2_5 / A5 (/ D5 / D4)	P2_5 / $\overline{\text{INT7}}$ / AN2_5 / A5, [A5 / D5], [A5 / D4]	Added: $\overline{\text{INT7}}$
P2_4 / AN2_4 / A4 (/ D4 / D3)	P2_4 / $\overline{\text{INT6}}$ / AN2_4 / A4, [A4 / D4], [A4 / D3]	Added: $\overline{\text{INT6}}$
P1_7 / $\overline{\text{INT5}}$ / D15	P1_7 / $\overline{\text{INT5}}$ / D15 / IDU	Added: IDU
P1_6 / $\overline{\text{INT4}}$ / D14	P1_6 / $\overline{\text{INT4}}$ / D14 / IDW	Added: IDW
P1_5 / $\overline{\text{INT3}}$ / D13	P1_5 / $\overline{\text{INT3}}$ / D13 / IDV	Added: IDV
P1_3 / D11	P1_3 / D11 / TXD6 / SDA6	Added: TXD6 / SDA6
P1_2 / D10	P1_2 / D10 / RXD6 / SCL6	Added: RXD6 / SCL6
P1_1 / D9	P1_1 / D9 / CLK6	Added: CLK6
P1_0 / D8	P1_0 / D8 / $\overline{\text{CTS6}}$ / $\overline{\text{RTS6}}$	Added: $\overline{\text{CTS6}}$ / $\overline{\text{RTS6}}$

4. Detailed Comparison

4.1 Differences between Protections

Table 4.1 lists Differences between Registers Associated with Protect Functions.

Table 4.1 Differences between Registers Associated with Protect Functions

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
PRCR	000Ah	000Ah	3	Protect bit 3 Enable write access to registers VCR2, and D4INT	Protect bit 3 Enable write access to registers VCR2, VWCE, VD1LS, VW0C, VW1C, and VW2C
			6	No register bit	Protect bit 6 Enable write access to the PRG2C register

4.2 Differences between Resets

Table 4.2 lists Differences between Resets and Table 4.3 lists Differences between Registers Associated with Resets.

Table 4.2 Differences between Resets

Item	M16C/62P	M16C/64A
Types of resets	Hardware reset Brown-out detection reset Oscillation stop detection reset Watchdog timer reset Software reset	Hardware reset Voltage monitor 0 reset Voltage monitor 1 reset Voltage monitor 2 reset Power-on reset Oscillation stop detect reset Watchdog timer reset Software reset
Cold start, warm start discrimination method	WDC5 bit in the WDC register	CWR bit in the RSTFR register (operates at the same time as voltage monitor 0 reset)

Table 4.3 Differences between Registers Associated with Resets

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
RSTFR	—	0018h	—	—	M16C/64A only

4.3 Differences between Voltage Detectors

Table 4.4 lists Differences between Voltage Detectors and Table 4.5 lists Differences between Registers Associated with Voltage Detectors.

Table 4.4 Differences between Voltage Detectors

Item	M16C/62P	M16C/64A
Voltage detection interrupt monitor level	Vdet4	• Vdet1 (voltage detector 1) • Vdet2 (voltage detector 2)
Voltage detection reset monitor level	Vdet3	• Vdet0 (voltage detector 0) • Vdet1 (voltage detector 1) • Vdet2 (voltage detector 2)

Refer to the hardware manual and electric characteristics on detection voltage.

Table 4.5 Differences between Registers Associated with Voltage Detectors

| Symbol | Address | | Bit | Differences | |
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
VCR2	001Ah	001Ah	5	Reserved bit	Voltage detector 0 enable bit 0: Voltage detector 0 disabled 1: Voltage detector 0 enabled
			6	Reset Level Monitor Bit 0 : Disable reset level detection circuit 1 : Enable reset level detection circuit	Voltage detector 1 enable bit 0: Voltage detector 1 disabled 1: Voltage detector 1 enabled
			7	Low Voltage Monitor Bit 0 : Disable low voltage detection circuit 1 : Enable low voltage detection circuit	Voltage detector 2 enable bit 0: Voltage detector 2 disabled 1: Voltage detector 2 enabled
VWCE	—	0026h	—	—	M16C/64A only
VD1LS	—	0028h	—	—	M16C/64A only
VW0C	—	002Ah	—	—	M16C/64A only
VW1C	—	002Bh	—	—	M16C/64A only
VW2C	—	002Ch	—	—	M16C/64A only
D4INT	001Fh	—	—	M16C/62P only	—

4.4 Differences between Clock Generators

Table 4.6 lists Differences between Clock Generators and Table 4.7 lists Differences between Registers Associated with Clock Generations.

Table 4.6 Differences between Clock Generators

Item	M16C/62P	M16C/64A
Clock output function	Selectable from fC, f8, and f32	Selectable from fC, f8, f32, and f1
CPU clock after reset	Main clock (default setting of the CM21 bit: 0)	125 kHz on-chip oscillator clock (default setting of CM21 bit: 1)
Peripheral clock (fC)	Supply constantly	Provided or not provided can be selected by the PM25 bit
On-chip oscillator frequency	Approx. 1 MHz	Approx. 125 kHz
Calculation formula for PLL clock frequency	f(XIN) x n	f(XIN)/m x n

CM21: Bit in the CM2 register
PM25: Bit in the PM2 register
n: Multiply ratio set by bits PLC02 to PLC00 in the PLC0 register
m: Division ratio set by bits PLC05 to PLC04 in the PLC0 register

Table 4.7 Differences between Registers Associated with Clock Generations

Symbol	Address M16C/62P	Address M16C/64A	Bit	Differences M16C/62P	Differences M16C/64A
CM1	0007h	0007h	3	Reserved bits	XIN-XOUT feedback resistor select bit 0 : Internal feedback resistor connected 1 : Internal feedback resistor not connected
			4		125 kHz on-chip oscillator oscillation stop bit 0 : 125 kHz on-chip oscillator on 1 : 125 kHz on-chip oscillator off
PCLKR	025Eh	0012h	—	Different address	
			5	Reserved bit	Clock output function extension bit (valid in single-chip mode) 0: Selected by bits CM01 to CM00 in the CM0 register 1: Output f1
PLC0	001Ch	001Ch	4	Reserved bit Set to 1.	Reference frequency counter set bit 00: No division
			5	Reserved bit	01: Divide-by-2 10: Divide-by-4 11: Do not set
PM2	001Eh	001Eh	0	Specifying wait when accessing SFR at PLL operation 0 : 2 waits 1 : 1 wait	Reserved bit Set to 1.
			2	WDT count source protect bit 0: CPU clock is used as the watchdog timer count source 1: On-chip oscillator clock is used as the watchdog timer count source	No register bit
			4	Reserved bit	$\overline{\text{NMI}}$ interrupt enable bit 0: $\overline{\text{NMI}}$ interrupt disabled 1: $\overline{\text{NMI}}$ interrupt enabled
			5	No register bit	Peripheral clock fC provide bit 0: Not provided 1: Provided

4.5 Differences between Power Controls

Table 4.8 lists Differences between Power Controls and Table 4.9 lists Differences between Register Associated with Power Controls.

Table 4.8 Differences between Power Controls

Item	M16C/62P	M16C/64A
Slow read mode	No	Yes
Low current consumption read mode	No	Yes

Table 4.9 Differences between Register Associated with Power Controls

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
FMR2	—	0222h	—	—	M16C/64A only

4.6 Differences between Processor Modes

Table 4.10 lists Differences between Register Associated with Processor Modes.

Table 4.10 Differences between Register Associated with Processor Modes

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
PM1	0005h	0005h	0	$\overline{CS2}$ area switch bit 0: 08000h to 26FFFh (block A disabled) 1: 10000h to 26FFFh (block A enabled)	$\overline{CS2}$ area switch bit 0: $\overline{CS2}$ area (0E000h to 0FFFFh) 1: Data flash (0E000h to 0FFFFh)
PRG2C	—	0010h	—	—	M16C/64A only

4.7 Differences in Programmable I/O Ports

Table 4.11 lists Differences between Programmable I/O Ports and Table 4.12 lists Differences between Registers Associated with Programmable I/O Ports.

Table 4.11 Differences between Programmable I/O Ports

Item	M16C/62P	M16C/64A
NMI / SD digital filter	No	Use of digital filter is selectable by the NMIDF register

Table 4.12 Differences between Registers Associated with Programmable I/O Ports

| Symbol | Address | | Bit | Differences | |
	M16C/62P	M16C/64A		M16C/62P	M16C/64A

PD8	03F2h	03F2h	5	No register bit	Port P8_5 direction bit
					0 : Input mode
					  (Functions as an input port)
					1 : Output mode
					  (Functions as an output port)

PUR0	03FCh	0360h	—	Different address	
PUR1	03FDh	0361h	—	Different address	
PUR2	03FEh	0362h	—	Different address	
PCR	03FFh	0366h	—	Different address	
			3	No register bit	Reserved bit
			4	No register bit	CEC output enable bit
			5	No register bit	INT6 input enable bit
			6	No register bit	INT7 input enable bit
			7	No register bit	Key input enable bit
NMIDF	—	0369h	—	—	M16C/64A only

4.8 Differences between Interrupts

Table 4.13 lists Differences between Interrupts and Table 4.14 to Table 4.15 list Differences in Interrupt Vectors, and Table 4.16 lists Differences between Registers Associated with Interrupts.

Table 4.13   Differences between Interrupts

Item	M16C/62P	M16C/64A
NMI enable function	Enable only	Enable or disable is selectable by the PM24 bit in the PM2 register

Table 4.14   Differences between Interrupt Vectors - (1/2)

Software Interrupt Number	Vector Address	M16C/62P	M16C/64A
0	+0 to +3 (0000h to 0003h)	BRK instruction	BRK instruction
1	+4 to +7 (0004h to 0007h)	— (Reserved)	INT instruction interrupt
2	+8 to +11 (0008h to 000Bh)		$\overline{INT7}$
3	+12 to +15 (000Ch to 000Fh)		$\overline{INT6}$
4	+16 to +19 (0010h to 0013h)	$\overline{INT3}$	$\overline{INT3}$
5	+20 to +23 (0014h to 0017h)	Timer B5	Timer B5
6	+24 to +27 (0018h to 001Bh)	Timer B4, UART1 start/stop condition detection, bus collision detection	Timer B4, UART1 start/stop condition detection, bus collision detection
7	+28 to +31 (001Ch to 001Fh)	Timer B3, UART0 start/stop condition detection, bus collision detection	Timer B3, UART0 start/stop condition detection, bus collision detection
8	+32 to +35 (0020h to 0023h)	SI/O4, $\overline{INT5}$	SI/O4, $\overline{INT5}$
9	+36 to +39 (0024h to 0027h)	SI/O3, $\overline{INT4}$	SI/O3, $\overline{INT4}$
10	+40 to +43 (0028h to 002Bh)	UART2 start/stop condition detection, bus collision detection	UART2 start/stop condition detection, bus collision detection
11	+44 to +47 (002Ch to 002Fh)	DMA0	DMA0
12	+48 to +51 (0030h to 0033h)	DMA1	DMA1
13	+52 to +55 (0034h to 0037h)	Key input interrupt	Key input interrupt
14	+56 to +59 (0038h to 003Bh)	A/D converter	A/D converter
15	+60 to +63 (003Ch to 003Fh)	UART2 transmit, NACK2	UART2 transmit, NACK2
16	+64 to +67 (0040h to 0043h)	UART2 receive, ACK2	UART2 receive, ACK2
17	+68 to +71 (0044h to 0047h)	UART0 transmit, NACK0	UART0 transmit, NACK0
18	+72 to +75 (0048h to 004Bh)	UART0 receive, ACK0	UART0 receive, ACK0
19	+76 to +79 (004Ch to 004Fh)	UART1 transmit, NACK1	UART1 transmit, NACK1
20	+80 to +83 (0050h to 0053h)	UART1 receive, ACK1	UART1 receive, ACK1
21	+84 to +87 (0054h to 0057h)	Timer A0	Timer A0
22	+88 to +91 (0058h to 005Bh)	Timer A1	Timer A1
23	+92 to +95 (005Ch to 005Fh)	Timer A2	Timer A2
24	+96 to +99 (0060h to 0063h)	Timer A3	Timer A3
25	+100 to +103 (0064h to 0067h)	Timer A4	Timer A4
26	+104 to +107 (0068h to 006Bh)	Timer B0	Timer B0
27	+108 to +111 (006Ch to 006Fh)	Timer B1	Timer B1
28	+112 to +115 (0070h to 0073h)	Timer B2	Timer B2

Table 4.15   Differences between Interrupt Vectors - (2/2)

Software Interrupt Number	Vector Address	M16C/62P	M16C/64A
29	+116 to +119 (0074h to 0077h)	$\overline{INT0}$	$\overline{INT0}$
30	+120 to +123 (0078h to 007Bh)	$\overline{INT1}$	$\overline{INT1}$
31	+124 to +127 (007Ch to 007Fh)	$\overline{INT2}$	$\overline{INT2}$
32 to 40	+128 to +131 (0080h to 0083h) to +160 to +163 (00A0h to 00A3h)	INT instruction interrupt	INT instruction interrupt
41	+164 to +167 (00A4h to 00A7h)		DMA2
42	+168 to +171 (00A8h to 00ABh)		DMA3
43	+172 to +175 (00ACh to 00AFh)		UART5 start/stop condition detection, bus collision detection, CEC1
44	+176 to +179 (00B0h to 00B3h)		UART5 transmit, NACK5, CEC2
45	+180 to +183 (00B4h to 00B7h)		UART5 receive, ACK5
46	+184 to +187 (00B8h to 00BBh)		UART6 start/stop condition detection, bus collision detection, real-time clock period
47	+188 to +191 (00BCh to 00BFh)		UART6 transmit, NACK6, real-time clock compare match
48	+192 to +195 (00C0h to 00C3h)		UART6 receive, ACK6
49	+196 to +199 (00C4h to 00C7h)		UART7 start/stop condition detection, bus collision detection, remote control receiving function 0
50	+200 to +203 (00C8h to 00CBh)		UART7 transmit, NACK7, remote control receiving function 1
51	+204 to +207 (00CCh to 00CFh)		UART7 receive, ACK7
52 to 58	+208 to +211 (00D0h to 00D3h) to +232 to +235 (00E8h to 00EBh)		INT instruction interrupt
59	+236 to +239 (00ECh to 00EFh)		I^{2}C-bus interface interrupt
60	+240 to +243 (00F0h to 00F3h)		SCL/SDA interrupt
61 to 63	+244 to +247 (00F4h to 00F7h) to +252 to +255 (00FCh to 00FFh)		INT instruction interrupt

Table 4.16   Differences between Registers Associated with Interrupts

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
IFSR3A	—	0205h	—	—	M16C/64A only
IFSR2A	035Eh	0206h	—	Different address	
			2	No register bit	Interrupt request source select bit 0: Not used 1: I²C-bus interface
			3	No register bit	Interrupt request source select bit 0: Not used 1: SCL/SDA
			4	No register bit	Interrupt request source select bit 0: UART7 start/stop condition detection, bus collision detection 1: Remote control 0
			5	No register bit	Interrupt request source select bit 0: UART7 transmission, NACK 1: Remote control 1
			6	Interrupt request source select bit 0: Timer B3 1: UART0 bus collision detection	Interrupt request source select bit 0: Timer B3 1: UART0 start/stop condition detection, bus collision detection
			7	Interrupt request source select bit 0: Timer B4 1: UART1 bus collision detection	Interrupt request source select bit 0: Timer B4 1: UART1 start/stop condition detection, bus collision detection
IFSR	035Fh	0207h	—	Different address	
AIER	0009h	020Eh	—	Different address	
AIER2	01BBh	020Fh	—	Different address	
RMAD0	0010h to 0012h	0210h to 0212h	—	Different address	
RMAD1	0014h to 0016h	0214h to 0216h	—	Different address	
RMAD2	01B8h to 01BAh	0218h to 021Ah	—	Different address	
RMAD3	01BCh to 01BEh	021Ch to 021Eh	—	Different address	

4.9 Differences in Watchdog Timers

Table 4.17 lists Differences between Watchdog Timers and Table 4.18 lists Differences in Registers Associated with Watchdog Timers.

Table 4.17   Differences between Watchdog Timers

Item	M16C/62P	M16C/64A
Count source protect mode enable setting	Set the PM22 bit to 1.	Set the CSPRO bit to 1. [1]
Watchdog timer cycle in count source protection mode	Approx. 32.8 ms (32768 / approx. 1 MHz)	Approx. 32.8 ms (4096 / approx. 125 kHz)
Watchdog timer initialization	Watchdog timer counter is initialized and starts counting by writing to the WDTS register.	Write 00h, and then FFh to the WDTR register
Count start conditions		Count automatically starts after reset by setting the WDTON bit in the OFS1 address to 0. Count starts by writing to the WDTS register.

Note:
1. When the CSPROINI bit in the OFS1 address is 0, the value after reset becomes 1.

Table 4.18   Differences between Registers Associated with Watchdog Timers

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
WDTS	000Eh	037Eh	—	Different address	
WDC	000Fh	037Fh	—	Different address	
			5	Cold start / warm start discrimination flag 0 : Cold Start 1 : Warm Start	No register bit
VW2C	—	002Ch	—	—	M16C/64A only
CSPR	—	037Ch	—	—	M16C/64A only
WDTR	—	037Dh	—	—	M16C/64A only

4.10 Difference between DMACs

Table 4.19 lists Difference between DMACs, Table 4.20 to 4.21 list Differences in DMA Request Sources, and Table 4.22 lists Differences between Registers Associated with DMACs.

Table 4.19 Difference between DMACs

Item	M16C/62P	M16C/64A
Number of channels	2 channels	4 channels

Table 4.20 Differences between DMAi Request Sources (i=0 and 1 in M16C/62P; i=0 to 3 in M16C/64A)(1/2)

DSEL4 to DSEL0	M16C/62P		M16C/64A	
	DMS = 0	DMS = 1	DMS = 0	DMS = 1
00000b	Falling edge of $\overline{\text{INTi}}$ pin	—	Falling edge of $\overline{\text{INTi}}$ pin	—
00001b	Software trigger	—	Software trigger	—
00010b	Timer A0	—	Timer A0	—
00011b	Timer A1	—	Timer A1	—
00100b	Timer A2	—	Timer A2	—
00101b	Timer A3	SI/O3 (DMA1 only)	Timer A3	SI/O3 (DMA1, DMA3 only)

00110b	Timer A4	DMA0:
		  Both edges of $\overline{\text{INTi}}$ pin
		DMA1:
		  SI/O4
			Timer A4	DMA0, DMA2:
				Both edges of $\overline{\text{INTi}}$ pin
				DMA1, DMA3:
				SI/O4

00111b	Timer B0	DMA0, DMA2:
		  Timer B3
		DMA1, DMA3:
		  Both edges of $\overline{\text{INTi}}$ pin
			Timer B0	DMA0, DMA2:
				Timer B3
				DMA1,DMA3:
				Both edges of $\overline{\text{INTi}}$ pin

01000b	Timer B1	Timer B4 (DMA0 only)	Timer B1	Timer B4 (DMA0, DMA2 only)
01001b	Timer B2	Timer B5 (DMA0 only)	Timer B2	Timer B5 (DMA0, DMA2 only)
01010b	UART0 transmission	—	UART0 transmission	—

01011b	DMA0:
	  UART0 reception
	DMA1:
	  UART0 reception / ACK0
		—	DMA0, DMA2:
			  UART0 reception
			DMA1, DMA3:
			  UART0 reception / ACK0
				—

01100b	UART2 transmission	—	UART2 transmission	—

01101b	DMA0:
	  UART2 reception
	DMA1:
	  UART2 reception / ACK2
		—	DMA0, DMA2:
			  UART2 reception
			DMA1, DMA3:
			  UART2 reception / ACK2
				—

01110b	A/D converter	—	A/D converter	—

01111b	DMA0:
	  UART1 transmission
	DMA1:
	  UART1 reception / ACK1
		—	DMA0, DMA2:
			  UART1 transmission
			DMA1, DMA3:
			  UART1 reception / ACK1
				—

Table 4.21 Differences between DMAi Request Sources (i=0 and 1 in M16C/62P; i=0 to 3 in M16C/64A)(2/2)

DSEL4 to DSEL0	M16C/62P		M16C/64A	
	DMS = 0	DMS = 1	DMS = 0	DMS = 1
10000b			DMA0, DMA2: UART1 reception DMA1, DMA3: UART1 transmission	Falling edge of $\overline{INT}$j pin (j = 4 to 7)
10001b			UART5 transmission	Both edges of $\overline{INT}$j pin
10010b			DMA0, DMA2: UART5 reception DMA1, DMA3: UART5 reception / ACK5	—
10011b			UART6 transmission	—
10100b			DMA0, DMA2: UART6 reception DMA1, DMA3: UART6 reception / ACK6	—
10101b			UART7 transmission	—
10110b			DMA0, DMA2: UART7 reception DMA1, DMA3 UART7 reception / ACK7	—

Table 4.22 Differences between Registers Associated with DMACs

Symbol	Address		Bits	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
DAR0	0024h to 0026h	0184h to 0186h	—	Different address	
DAR1	0034h to 0036h	0194h to 0196h	—	Different address	
DAR2	—	01A4h to 01A6h	—	—	M16C/64A only
DAR3	—	01B4h to 01B6h	—	—	M16C/64A only
DM0CON	002Ch	018Ch	—	Different address	
DM1CON	003Ch	019Ch	—	Different address	
DM2CON	—	01ACh	—	—	M16C/64A only
DM3CON	—	01BCh	—	—	M16C/64A only
SAR0	0020h to 0022h	0180h to 0182h	—	Different address	
SAR1	0030h to 0032h	0190h to 0192h	—	Different address	
SAR2	—	01A0h to 01A2h	—	—	M16C/64A only
SAR3	—	01B0h to 01B2h	—	—	M16C/64A only
TCR0	0028h to 0029h	0188h to 0189h	—	Different address	
TCR1	0038h to 0039h	0198h to 0199h	—	Different address	
TCR2	—	01A8h to 01A9h	—	—	M16C/64A only
TCR3	—	01B8h to 01B9h	—	—	M16C/64A only
DM0SL	03B8h	0398h	—	Different address	
DM1SL	03BAh	039Ah	—	Different address	
DM2SL	—	0390h	—	—	M16C/64A only
DM3SL	—	0392h	—	—	M16C/64A only

4.11 Differences between Timers

Table 4.23 lists Differences between Timers, and Table 4.24 to Table 4.25 list Differences in Registers Associated with Timer.

Table 4.23 Differences between Timers

Item	M16C/62P	M16C/64A
Count source	f1, f2, f8, f32, fC32	f1, f2, f8, f32, f64, fOCO-S, fC32
Output polarity inversion function	No	Yes
Programmable output mode	No	Yes
Count direction (up/down) selected by the TAiOUT pin (i = 0 to 4)	Yes	No
Default value in pulse period/pulse width measurement modes	Undefined	Programmable
Read from timer register in pulse period/pulse width measurement modes	Contents of the reload register (measurement result) can be read by reading the TBj register (j = 0 to 5).	When bits PPWFSk2 to PPWFSk0 in the PPWFSk register (k = 1 and 2) are 0: • Contents of the reload register (measurement result) can be read by reading the TBj register. When bits PPWFSk2 to PPWFSk0 in the PPWFSk register are 1: • Contents of the counter (counter value) can be read by reading the TBj register • Contents of the reload register (measurement result) can be read by reading the TBj1 register
Overflow flag clear method	When the TBiS bit = 1 (start counting), write a value to the TBjMR regiser at the next count timing or later after the MR3 bit was set to 1 (overflowed).	Write a value to the TBjMR register

Table 4.24   Differences between Registers Associated with Timers (1/2)

Symbol	Address		Bits	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
TACS0 to TACS2	—	01D0h to 01D2h	2 - 0	—	TAi count source select bit (i = 0, 2, and 4) Select the TAi count source
			3	—	TAi count source option specified bit 0: TCK0 to TCK1 enabled, TCS0 to TCS2 disabled 1: TCK0 to TCK1 disabled, TCS0 to TCS2 enabled
			6 - 4	—	TAj count source select bit (j = 1 and 3) Select the TAj count source
			7	—	TAj count source option specified bit 0: TCK0 to TCK1 enabled, TCS4 to TCS6 disabled 1: TCK0 to TCK1 disabled, TCS4 to TCS6 enabled
TA0MR to TA4MR	0396h to 039Ah	0336h to 033Ah	—	Different address	
			4	Up/Down switching factor select bit 0: UDF register 1: Input signal to TAiOUT pin	—
TA0	0386h to 0387h	0326h to 0327h	—	Different address	
TA1	0388h to 0389h	0328h to 0329h	—	Different address	
TA2	038Ah to 038Bh	032Ah to 032Bh	—	Different address	
TA3	038Ch to 038Dh	032Ch to 032Dh	—	Different address	
TA4	038Eh to 038Fh	032Eh to 032Fh	—	Different address	
TABSR	0380h	0320h	—	Different address	
UDF	0384h	0324h	—	Different address	
ONSF	0382h	0322h	—	Different address	
TRGSR	0383h	0323h	—	Different address	
CPSRF	0381h	0015h	—	Different address	
PWMFS	—	01D4h	—	—	M16C/64A only
TAPOFS	—	01D5h	—	—	M16C/64A only
TAOW	—	01D8h	—	—	M16C/64A only
TA11	0342h to 0343h	0302h to 0303h	—	Different address	
			—	—	Used in programmable output mode
TA21	0344h to 0345h	0304h to 0305h	—	Different address	
			—	—	Used in programmable output mode
TA41	0346h to 0347h	0306h to 0307h	—	Different address	
			—	—	Used in programmable output mode

Table 4.25   Differences between Registers Associated with Timers (2/2)

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
TBCS0 TBCS1 TBCS2 TBCS3	—	01C8h 01C9h 01E8h 01E9h	2 - 0	—	TBi count source select bit (i = 0, 2, 3, and 5) Select the TBi count source
			3	—	TBi count source option specified bit 0: TCK0 to TCK1 enabled, TCS0 to TCS2 disabled 1: TCK0 to TCK1 disabled, TCS0 to TCS2 enabled
			6 - 4	—	TBj count source select bit (j = 1 and 4) Select the TBj count source
			7	—	TBj count source option specified bit 0: TCK0 to TCK1 enabled, TCS4 to TCS6 disabled 1: TCK0 to TCK1 disabled, TCS4 to TCS6 enabled
TB0MR to TB2MR	039Bh to 039Dh	033Bh to 033Dh	—	Different address	
TB3MR to TB5MR	035Bh to 035Dh	031Bh to 031Dh	—	Different address	
TB0	0390h to 0391h	0330h to 0331h	—	Different address	
TB1	0392h to 0393h	0332h to 0333h	—	Different address	
TB2	0394h to 0395h	0334h to 0335h	—	Different address	
TB3	0350h to 0351h	0310h to 0311h	—	Different address	
TB4	0352h to 0353h	0312h to 0313h	—	Different address	
TB5	0354h to 0355h	0314h to 0315h	—	Different address	
TBSR	0340h	0300h	—	Different address	
TABSR	0380h	0320h	—	Different address	
PPWFS1	—	01C6h	—	—	M16C/64A only
PPWFS2	—	01E6h	—	—	M16C/64A only
TB01	—	01C0h to 01C1h	—	—	M16C/64A only
TB11	—	01C2h to 01C3h	—	—	M16C/64A only
TB21	—	01C4h to 01C5h	—	—	M16C/64A only
TB31	—	01E0h to 01E1h	—	—	M16C/64A only
TB41	—	01E2h to 01E3h	—	—	M16C/64A only
TB51	—	01E4h to 01E5h	—	—	M16C/64A only

4.12 Differences between Three-phase Motor Control Timer Functions

Table 4.26 lists Differences between Three-phase Motor Control Timer Functions and Table 4.27 lists Differences between Registers Associated with Three-phase Motor Control Timer Functions.

Table 4.26 Differences between Three-phase Motor Control Timer Functions

Item	M16C/62P	M16C/64A
Count source	f1, f2, f8, f32, fC32	f1, f2, f8, f32, f64, fOCO-S, fC32
Position data retain function	No	Yes
Three-phase PWM output pin select function	No	Yes

Table 4.27 Differences between Registers Associated with Three-phase Motor Control Timer Functions

| Symbol | Address | | Bit | Differences | |
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
DTT	034Ch	030Ch	—	Different address	
ICTB2	034Dh	030Dh	—	Different address	
IDB0	034Ah	030Ah	—	Different address	
IDB1	034Bh	030Bh	—	Different address	
INVC0	0348h	0308h	—	Different address	
INVC1	0349h	0309h	—	Different address	
TA1	0388h to 0389h	0328h to 0329h	—	Different address	
TA2	038Ah to 038Bh	032Ah to 032Bh	—	Different address	
TA4	038Eh to 038Fh	032Eh to 032Fh	—	Different address	
TA11	0342h to 0343h	0302h to 0303h	—	Different address	
TA21	0344h to 0345h	0304h to 0305h	—	Different address	
TA41	0346h to 0347h	0306h to 0307h	—	Different address	
TB2SC	039Eh	033Eh	—	Different address	
TB2	0394h to 0395h	0334h to 0335h	—	Different address	
TRGSR	0383h	0323h	—	Different address	
TABSR	0380h	0320h	—	Different address	
PDRF	—	030Eh	—	—	M16C/64A only
PFCR	—	0318h	—	—	M16C/64A only
TPRC	—	01DAh	—	—	M16C/64A only

4.13 Differences between Serial Interfaces

Table 4.28 lists Differences between Serial Interfaces, and Table 4.29 to Table 4.30 list Differences in Registers Associated with Serial Interfaces.

Table 4.28   Differences between Serial Interfaces

Item		M16C/62P	M16C/64A
Clock synchronous/asynchronous		3 channels (UART0 to UART2)	6 channels (UART0 to 2, UART5 to 7)
I2C mode			
Special mode 2			
IE mode			
SI/O3,4	Output control after transmission	The state of pins SOUT3 and SOUT4 after transmission is high-impedance.	The state after transmission can be selected whether to set high-impedance or retain the last bit level, by bits SM27 and SM26 in the S34C2 register.

Table 4.29   Differences between Registers Associated with Serial Interfaces (1/2)

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
U0BRG	03A1h	0249h	—	Different address	
U0C0	03A4h	024Ch	—	Different address	
U0C1	03A5h	024Dh	—	Different address	
U0MR	03A0h	0248h	—	Different address	
U0RB	03A6h to 03A7h	024Eh to 024Fh	—	Different address	
U0SMR	036Fh	0247h	—	Different address	
			3	LSYN [1]	Reserved bit
U0SMR2	036Eh	0246h	—	Different address	
U0SMR3	036Dh	0245h	—	Different address	
U0SMR4	036Ch	0244h	—	Different address	
U0TB	03A2h to 03A3h	024Ah to 024Bh	—	Different address	
UCON	03B0h	0250h	—	Different address	
U1BRG	03A9h	0259h	—	Different address	
U1C0	03ACh	025Ch	—	Different address	
U1C1	03ADh	025Dh	—	Different address	
U1MR	03A8h	0258h	—	Different address	
U1RB	03AEh to 03AFh	025Eh to 025Fh	—	Different address	
U1SMR	0373h	0257h	—	Different address	
			3	LSYN [1]	Reserved bit
U1SMR2	0372h	0256h	—	Different address	
U1SMR3	0371h	0255h	—	Different address	
U1SMR4	0370h	0254h	—	Different address	
U1TB	03AAh to 03ABh	025Ah to 025Bh	—	Different address	
U2BRG	0379h	0269h	—	Different address	
U2C0	037Ch	026Ch	—	Different address	
U2C1	037Dh	026Dh	—	Different address	
U2MR	0378h	0268h	—	Different address	
U2RB	037Eh to 037Fh	026Eh to 026Fh	—	Different address	
U2SMR	0377h	0267h	—	Different address	
			3	LSYN [1]	Reserved bit
U2SMR2	0376h	0266h	—	Different address	
U2SMR3	0375h	0265h	—	Different address	
U2SMR4	0374h	0264h	—	Different address	
U2TB	037Ah to 037Bh	026Ah to 026Bh	—	Different address	

Note:
  1. Only available in M3062LFGPFP and M3062LFGPGP. This is a reserved bit in other products.

Table 4.30   Differences between registers associated with serial interfaces (2/2)

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
U5BRG	—	0289h	—	—	M16C/64A only
U5C0	—	028Ch	—	—	M16C/64A only
U5C1	—	028Dh	—	—	M16C/64A only
U5MR	—	0288h	—	—	M16C/64A only
U5RB	—	028Eh to 028Fh	—	—	M16C/64A only
U5SMR	—	0287h	—	—	M16C/64A only
U5SMR2	—	0286h	—	—	M16C/64A only
U5SMR3	—	0285h	—	—	M16C/64A only
U5SMR4	—	0284h	—	—	M16C/64A only
U5TB	—	028Ah to 028Bh	—	—	M16C/64A only
U6BRG	—	0299h	—	—	M16C/64A only
U6C0	—	029Ch	—	—	M16C/64A only
U6C1	—	029Dh	—	—	M16C/64A only
U6MR	—	0298h	—	—	M16C/64A only
U6RB	—	029Eh to 029Fh	—	—	M16C/64A only
U6SMR	—	0297h	—	—	M16C/64A only
U6SMR2	—	0296h	—	—	M16C/64A only
U6SMR3	—	0295h	—	—	M16C/64A only
U6SMR4	—	0294h	—	—	M16C/64A only
U6TB	—	029Ah to 029Bh	—	—	M16C/64A only
U7BRG	—	02A9h	—	—	M16C/64A only
U7C0	—	02ACh	—	—	M16C/64A only
U7C1	—	02ADh	—	—	M16C/64A only
U7MR	—	02A8h	—	—	M16C/64A only
U7RB	—	02AEh to 02AFh	—	—	M16C/64A only
U7SMR	—	02A7h	—	—	M16C/64A only
U7SMR2	—	02A6h	—	—	M16C/64A only
U7SMR3	—	02A5h	—	—	M16C/64A only
U7SMR4	—	02A4h	—	—	M16C/64A only
U7TB	—	02AAh to 02ABh	—	—	M16C/64A only
S3C	0362h	0272h	—	Different address	
S4C	0366h	0276h	—	Different address	
S3BRG	0363h	0273h	—	Different address	
S4BRG	0367h	0277h	—	Different address	
S3TRR	0360h	0270h	—	Different address	
S4TRR	0364h	0274h	—	Different address	
S34C2	—	0278h	—	—	M16C/64A only

4.14　Differences between A/D Converters

Table 4.31 lists Differences between A/D Converters and Table 4.32 lists Differences in Registers Associated with A/D Converters.

Table 4.31　Differences between A/D Converters

Item	M16C/62P	M16C/64A
Conversion rate per pin	Without sample and hold 　8-bit resolution: 49 ϕAD cycles 　10-bit resolution: 59 ϕAD cycles With sample and hold 　8-bit resolution: 28 ϕAD cycles 　10-bit resolution: 33 ϕAD cycles	Minimum 43 ϕAD cycles
External op-amp connection mode	Yes	No
Resolution	8-bit/10-bit (selectable)	10-bit
Sample and hold	Yes/No (selectable)	Yes
Open-circuit detection assist function	No	Yes

Table 4.32　Differences in Registers Associated with A/D Converters

Symbol	Address M16C/62P	Address M16C/64A	Bit	Differences M16C/62P	Differences M16C/64A
ADCON1	03D7h	03D7h	3	8/10-Bit Mode Select Bit 0: 8-bit mode 1: 10-bit mode	No register bit
			5	Vref Connect Bit 0: Vref not connected 1: Vref connected	A/D standby bit 0: A/D operation stopped (standby) 1: A/D operation enabled
			7-6	External Op-Amp Connection Mode Bit 0 0: ANEX0 and ANEX1 are not used 0 1: ANEX0 input is A/D converted 1 0: ANEX1 input is A/D converted 1 1: External op-amp connection mode	Extended pin select bit 0 0: ANEX0 and ANEX1 are not used 0 1: ANEX0 input is A/D converted 1 0: ANEX1 input is A/D converted 1 1: Do not set
ADCON2	03D4h	03D4h	0	A/D Conversion Method Select Bit 0: Without sample and hold function 1: With sample and hold function	No register bit
AINRST	—	03A2h	—	—	M16C/64A only

4.15 Differences between CRC Calculators

Table 4.33 lists Differences between CRC Calculators and Table 4.34 lists Differences between Registers associated with CRC Calculators.

Table 4.33 Differences between CRC Calculators

Item	M16C/62P	M16C/64A
CRC generator polynomial	CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$)	CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) or CRC-16 ($X^{16} + X^{15} + X^2 + 1$)
MSB/LSB selection	No	MSB/LSB (selectable)
CRC snoop	No	Yes

Table 4.34 Differences between Registers associated with CRC Calculators

| Symbol | Address | | Bit | Differences | |
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
CRCMR	—	03B6h	—	—	M16C/64A only
CRCSAR	—	03B4h to 03B5h	—	—	M16C/64A only

4.16 Differences between Flash Memories

Table 4.35 lists Differences between Flash Memories and Table 4.36 lists Differences between Software Commands, and 4.37 lists Differences in Registers Associated with Flash Memories.

Table 4.35   Differences between Flash Memories

Item	M16C/62P	M16C/64A
Program method	1-word units (16-bit)	2-word units (32-bit)
Number of program and erase cycle	100 times (all area) or 10,000 times (block A, clock 1)/1,000 times (all other blocks in user ROM area)	1,000 times (program ROM 1, program ROM 2)/10,000 times (data flash)
User boot function	No	Yes
Forced erase function	No	Yes

Table 4.36   Differences between Software Commands

Software Command	M16C/62P				M16C/64A					
	First bus cycle		Second bus cycle		First bus cycle		Second bus cycle		Third bus cycle	
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Program	WA	XX40h	WA	WD	WA	XX41h	WA	WD0	WA	WD1
Erase all unlocked blocks	X	XXA7h	X	XXD0h	—	—	—	—	—	—
Block blank check	—	—	—	—	X	XX25h	BA	XXD0h	—	—

WA: Even write address (but in M16C/64A, set the end of the address to 0, 4, 8, or C (hexadecimal) only.)
WD: 16-bit write data
WD0: 16-bit write data lower word
WD1: 16-bit write data upper word
BA: Highest-order block address (even address)
X: Any even address in user ROM area
XX: Eight high-order bits of command code (ignored)

Table 4.37   Differences in Registers Associated with Flash Memories

Symbol	Address		Bit	Differences	
	M16C/62P	M16C/64A		M16C/62P	M16C/64A
FIDR	01B4h	—	—	M16C/62P only	—
FMR0	01B7h	0220h	—	Different address	
FMR1	01B5h	0221h	1	EW1 mode select bit 0: EW0 mode 1: EW1 mode	Write to FMR6 register enabled bit 0: Disabled 1: Enabled
			7	Reserved bit	Data flash wait bit 0: 1 wait 1: Follow the setting of the PM17 bit
FMR2	—	0222h	—	—	M16C/64A only
FMR6	—	0230h	—	—	M16C/64A only

4.17 Differences between Flash Memory Block Configurations

The flash ROM block configurations differ between the M16C/62P and the M16C/64A. Figure 4.1 shows the Differences between Flash Memory Block Configurations. The differences are marked in yellow.


Figure 4.1   Differences between Flash Memory Block Configurations

4.18 New Functions added in the M16C/64A

The following functions have been added in the M16C/64A Group MCU:

- Multi-master I^{2}C-bus interface
- CEC function
- Real-time clock
- PWM function
- Remote control signal receiver

4.19 Differences in Development Tool

Table 4.38 lists Differences in Development Tool.

Table 4.38   Differences in Development Tool

Types of Tool	M16C/62P	M16C/64A
C compiler	M3T-NC30WA	M3T-NC30WA
Real-time OS	M3T-MR30	M3T-MR30
Emulator debugger	PC7501	E100(R0E001000EMU00)
Emulation probe	M3062PT2-EPB	—
MCU unit	—	R0E530650MCU00
Compact emulator	M3062PT3-CPE	—
On-chip debugging emulator	E8 E8a (seven-wire system)	E8a (single-wire system)

5. Reference Documents

Hardware Manual
M16C/62P Group Hardware Manual
M16C/64A Group Hardware Manual
(The latest version of these documents can be downloaded from the Renesas Technology Website.)

Technical News/Technical Update
(The latest version of these documents can be downloaded from the Renesas Technology Website.)

Website and Support

Renesas Technology Website
http://www.renesas.com/

Inquiries
http://www.renesas.com/inquiry
csc@renesas.com

REVISION HISTORY	M16C/62P Group, M16C/64A Group Differences between M16C/62P and M16C/64A	

Rev.	Date	Description	
		Page	Summary
1.00	Jun 30, 2009	–	First edition issued

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.

4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)

5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.

6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.

7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.

8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
   (1) artificial life support devices or systems
   (2) surgical implantations
   (3) healthcare intervention (e.g., excision, administration of medication, etc.)
   (4) any other purposes that pose a direct threat to human life
   Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.

13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.