Application Note One Wire Communication Between Two SLG46811

AN-CM-312

Abstract

This application note describes two designs using the SLG46811 IC to create simple single wire communication between two ICs. This application note comes with the two designs files, which can be found in the Reference section.



Contents

Ab	stract		1
Со	ntents	5	2
Fig	jures.		2
Tal	bles		2
1	Term	s and Definitions	3
2	Refer	ences	3
3	Intro	duction	4
4	How	does the transmission work?	4
	4.1	Transmit first design realization	5
	4.2	Receive first design realization	7
	4.3		
5	Conc	lusions1	3
Re	vision	History14	4

Figures

Figure 1: Application circuit	. 4
Figure 2: Application circuit	. 4
Figure 3: Transmitter/Receiver design implementation	
Figure 4: Shift registers properties	. 6
Figure 5: 0/1 coding	. 6
Figure 6: Receiver/Transmitter design implementation	. 8
Figure 7: Shift register properties	. 9
Figure 8: EPG properties window	10
Figure 9: Voltage coding timing diagram	11
Figure 10: Testing results	12
Figure 11: Testing results	
Figure 12: Testing results	

Tables

Table 1:	Testing data		12
----------	--------------	--	----

1 Terms and Definitions

DFF	D flip flop
DI w/o ST	Digital input without Schmidt trigger
EPG	Extended pattern generator
IC	Integrated circuit
I2C	Inter-integrated circuit (bus)
MS ACMP	Multichannel Sampling Analog Comparator
OE	Output Enable
SHR	Shift register
SPI	Serial peripheral interface
UART	Universal asynchronous receiver/transmitter

2 References

For related documents and software, please visit:

GreenPAK[™] Programmable Mixed-Signal Products | Renesas

Download our free GreenPAK[™] Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Find out more in a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the GreenPAK IC.

- [1] GreenPAK Designer Software, Software Download and User Guide
- [2] AN-CM-312 One Wire Communication Between Two SLG46811.gp file, GreenPAK Design File
- [3] GreenPAK Development Tools, GreenPAK Development Tools Webpage
- [4] GreenPAK Application Notes, GreenPAK Application Notes Webpage
- [5] SLG46811, Datasheet
- [6] Technique: One Shot Implementation, The GreenPAK Cookbook
- [7] Technique: Building a Shift Register, The GreenPAK Cookbook
- [8] Technique: Sending Serial Protocols Using Duty Cycle Detection, The GreenPAK Cookbook
- [9] Technique: OE PIN, The GreenPAK Cookbook
- [10] Technique: Reading Serial Protocols with a Shift Register, The GreenPAK Cookbook
- [11] Technique: Sending a Preset Number of Pulses, The GreenPAK Cookbook
- [12] Technique: Multiplexing a Bitstream, The GreenPAK Cookbook

Author: Oleh Sapiha

Application	Note	



3 Introduction

Many devices within the same design can communicate using different protocols (SPI, I2C, etc.). As is to be expected, most of these protocols require several dedicated lines for communication. However, there are many different applications in which the number of available wires is strictly limited and often times only one wire is available to send the data. The goal of this application note is to highlight methods in which data can be effectively transmitted between two GreenPAK devices using only a single wire. In order to create the data transmission, two SLG46811 ICs will be used, connected by a communication line. Small size and great functionality combined with low current consumption and cost make the SLG46811 one of the most capable GreenPAK ICs for this kind of application, and can be easily applied for use in devices such as headphones, cellphones, wearables electronics, consumer electronics, handheld devices, and more.

4 How does the transmission work?

The idea is based on using two separate ICs (two SLG46811), both featuring configured bidirectional PINs, and these two PINs are connected by one communication line (Figure 1).



Figure 1: Application circuit

In order to understand the principles of transmission, let's split the functionality into two parts. The first part is dedicated to the IC that transmits first, and the second part to the IC that receives first. The transmitter reacts at the Start event and pulls the line LOW for a certain time, which signals the receiver to prepare for a data stream. Data is then sent at a frequency of 10kHz, where "0" is coded as 25us pulse duration, and "1" is coded as 75us pulse duration. Once the transmitter has sent 16 bits of data, the transmission direction changes and the IC that received the data starts sending data that, in this application, represents a voltage level code.



Application Note Revision 1.0 15-Mar-2021

By default, the whole communication consists of 20bits (16bits transmitted and 4bits received), but it can be easily expanded to 32bits both directions.

4.1 Transmit first design realization

The transmitter design (Figure 3) consists of 7 highlighted parts:

1. Transmission start - When the rising edge is detected on the CLK input of DDF12, it sets to HIGH. This triggers DLY2 to begin counting. PIN12, which is connected to the data line, is pulled LOW when DLY2's time expired and passes through its signal. This indicates that the data transaction is ready to be started.

2. Clock generator - The HIGH signal on the output of DLY2 is applied to CNT4/DLY4 which is configured as a rising edge One Shot (for more information on this, see Cookbook Technique: One Shot Implementation [6]). The One Shot goes HIGH immediately, forces the OSC0 on, and remains HIGH until 16 clocks have been applied to its CLK input. CNT4/DLY4 determines the number of bits that will be sent to the receiver and, since the OSC0 frequency used is equal to 10kHz, the transmission will procced at a frequency of 10kHz.



Figure 3: Transmitter/Receiver design implementation

Application Note	Revision 1.0	15-Mar-2021



3. Data generator - The clocks performed by OSC0 are passed through an inverter to Shift Register 0 (SHR 0) and Shift Register 1 (SHR 1) CLK inputs. The Shift Register is a new block in the GreenPAK, and functions as a configurable length serial-in serial-out (SISO) shift register with common CLK and RST pins. Unlike the PIPE DLY block found in some older GreenPAK ICs, the new Shift Register block is capable of storing an initial value for each of the shift register's individual DFFs, which can be useful when creating different pattern generators, state machines, frequency dividers, etc. This initial value data can be rewritten via I2C, but the shift register's D and CLK inputs should remain unchanged while the master is writing to the shift registers to avoid errors. In this application, the initial data in both SHRs are equal to 01010101b (0x55h).

Properties		×	Properties		×
3-bit LUT4/DFF/	LATCH6/Shift Regi	st	3-bit LUT5/DFF/	LATCH7/Shift Regis	t
Туре:	Shift Register	•	Туре:	Shift Register	•
Register length:	8	¢	Register length:	8	¢
Initial value [7:0]:	01010101	\$	Initial value [7:0]:	01010101	\$
SET/RESET option:	RESET	•	SET/RESET option:	RESET	•
Active level for SET/RESET:	Low level	•	Active level for SET/RESET:	Low level	•
Q output polarity:	Non-inverted (Q)	•	Q output polarity:	Non-inverted (Q)	•
	Apply			Apply	

Figure 4: Shift registers properties

In order to create the cycled data generator, the output of SHR 1 is connected to the D input of SHR 0. By clocking the shift registers, the output data will continuously be changing.

4. 0/1 generator - Bits stored in SHRs are converting to the time-dependent pulses. "0" is converted to a 25us pulse and "1" is converted to a 75us pulse. The converted bits duration is shown in Figure 5 (more details can be found in Cookbook Technique: Sending Serial Protocols Using Duty Cycle Detection [8]).



Figure 5: 0/1 coding

5. Bidirectional PIN - Setting the GPIO as a Digital input/output allows the pin's input/output status to be changed internally by the GreenPAK. Depending on the status of the PIN's Output Enable signal, (OE, more details can be found in Cookbook Technique: OE PIN [9]) the pin will be configured either as an input or output, which allows it to switch between sending and receiving a signal on-the-fly. When in input mode, the pin is configured as a Digital Input without a Schmitt Trigger. When in output mode, the pin is configured as 1x Open-Drain NMOS. The initial output of 3-bit LUT1 and 3-bit LUT2

Application Note

Revision 1.0

is a HIGH level, so PIN12 is initially set up as an output, which is pulled up to VDD by an internal 10kOhm resistor.

6. Data decoding and storage - Once the 16 bits have been transmitted, CNT4/DLY4 goes LOW, which changes the 3-bit LUT2 input combination, thereby switching PIN12 to the input mode and allowing the switch from sender to receiver. The 4 data bits, which retain the same encoding structure as described earlier, will now be sent back to the original device by the second GreenPAK. The pulses pass through the 3-bit LUT11 to CNT3/DLY3, which is configured as a One Shot. This one shot generates a 50us predefined duration pulse. The falling edge of this One Shot signal then triggers the pin's current input status to be written to the Shift Register 1 (SHR 3). If the input pulse is shorter than the one-shot duration, the value "0" will be clocked into the shift register. Conversely, if the input pulse is longer than the one-shot duration, a value of "1" will be clocked into the shift register instead.

7. Stop bit detection - Once the returning 4 bits have been stored, CNT1/DLY1, configured as a Delayed edge detector, generates a short glitch-like pulse, which resets the DFF12 and stops the transmission operation. In total, the IC has, at this point, sent 16bits and received 4bits of information. As soon as the rising edge is applied again, the DFF12 sets HIGH and the cycle will repeat.

4.2 Receive first design realization

This design in Figure 6 shows how the receiver is implemented. The main parts of the design are located in the highlighted sections. Let's go through each of them to explain out how it works.



Figure 6: Receiver/Transmitter design implementation

1. Bidirectional PIN - The data pin selected for this device is configured identically to the transmitter device, with the only difference being that this pin is set to input mode by default.

2. Start bit detection - When the input PIN6 goes LOW, CNT1/DLY1 begins counting. Since it is a rising edge delay, DFF11 is set HIGH as soon as the delay time expires. This indicates that the receiver is ready to receive the 2 bytes of information from the transmitter.

3. Data decoding and storage - After a successful start bit transmission, the 16 bits of data are presented on the data line, which are gated through AND (3-L8), to CNT0/DLY0. CNT0/DLY0 is configured as a one-shot, and is therefore responsible for determining the value of each bit before its falling edge clocks the newly acquired data into the shift register blocks. This data collection and storing methodology is identical to the scheme listed in the above transmitter design.

-		_		
Λn	nlic	atio	n No	to
πp	piic	aliu		ιC

Revision 1.0

Properties		×				
3-bit LUT4/DFF/	3-bit LUT4/DFF/LATCH6/Shift Regist					
Туре:	Shift Register	•				
Register length:	8	¢				
Initial value [7:0]:	0000000	٢				
SET/RESET option:	RESET	•				
Active level for SET/RESET:	Low level	•				
Q output polarity:	Non-inverted (Q)	•				
0 5	Apply					

Figure 7: Shift register properties

4. Clock generator - The Start bit additionally triggers CNT5/DLY5 to begin counting the number of received bits. Upon detecting 12 received data bits, the clock generator based on MF2 (3-bit LUT10 and CNT2/DLY2) begins generating a periodic 50% duty cycle clock (more detailed in discussed in Cookbook Technique: Sending a Preset Number of Pulses [11]) for the Extended Pattern Generator (EPG).

5. Extended Pattern Generator (EPG) - The EPG is a new block in the SLG46811. It has two inputs and eight parallel outputs. The two inputs are CLK and nRESET. At every rising edge of CLK input, a byte from NVM, which is determined beforehand using the EPG configuration window, appears at the outputs. nRESET is an active-low input which, upon receiving a low-level signal, replaces the data on the EPG's outputs with the defined EPG initial value. The EPG shares its outputs with I2C Virtual Inputs. The range of the Extended Pattern Generator is 92 bytes and is rated for a maximum allowable speed of 1MHz. The EPG can be used in a wide range of applications, for example, protocol generators (like SPI, I2C, UART), a 92-byte parallel pattern generator, power sequencers, state machines, various delay implementations, etc.

In this design, the EPG performs a conjunctive function, synchronizing several parts of the design and creating the needed signals for the protocol transmission. It generates the clock for the voltage bit streaming and coding, changes the PIN's OE for "1" to "0", and restarts the whole system after the receiving/transmission has completed. The properties of this design's EPG are shown in Figure 8.

ID (dec)	[OUT7:OUT0]	Value (hex)	Value (dec)	
0	0001000	0x10	16	٦
1	00010001	0x11	17	
2	00010010	0x12	18	
3	00010011	0x13	19	
4	00010100	0x14	20	
5	00010101	0x15	21	
6	00110110	0x36	54	
7	00111111	0x3F	63	
8	00110000	0x30	48	
9	00111001	0x39	57	
10	00110000	0x30	48	
11	00111001	0x39	57	
12	00110000	0x30	48	
13	00111001	0x39	57	
14	00110000	0x30	48	
15	0000000	0x00	0	
10		0.00	0	1

Properties		
	EPG	
CNT overflow/ keep:	Overflow	Ŧ
Initial data:	16	\$
Data:	Set data	
Output 0:	EPG OUT0	Ŧ
Output 1:	EPG OUT1	*
Output 2:	EPG OUT2	Ŧ
Output 3:	EPG OUT3	*
Output 4:	EPG OUT4	*
Output 5:	EPG OUT5	*
Output 6:	EPG OUT6	*
Output 7:	EPG OUT7	*
0 >	5 Apply	

Figure 8: EPG properties window

6. Voltage coding and shifting - The Multi-Channel Sampling Analog Comparator (MS ACMP) is another new block in the SLG46811. The MS ACMP can make periodic samples of up to four channels, which subsequently latch at four outputs. It uses the internal OSC0 to switch between channels, change Vref, and output results. Initially, the IN+ signal of all four ACMP channels are connected to PIN8. However, the IN+ signal for each pin can be mapped to four separate PINs (PIN8, PIN9, PIN10, PIN11) to measure up to four independent voltages.

The timing diagrams in Figure 9 display how the voltage sampling and shifting is implemented.

Upon detection of the start bit, the MS ACMP starts measuring the voltage and latches the corresponding outputs. The goal is to store the voltage data and shift it serially. For this purpose, SHR3 is used. When a rising edge is detected by the CLK input of the shift register from an EPG signal (called Clock "Sa") one of the ACMP channel outputs is clocked into the shift register. A 4-bit multiplexer connected to all ACMP channel outputs is used to determine which ACMP channel output is sent to the shift register. SHR3 must be clocked four times to output the sampled voltage data. The "Sa" signal keeps shifting the voltage data to the 0/1 generator.

7. 0/1 generator - After the voltage has been digitized and serially stored in SHR3, it is time to convert the signal into code, similar to the one which was applied to PIN6 at the beginning of receiving. The code transfers a "0" and "1" as 25us and 75us pulses respectively. EPG switches PIN6 to output mode and keeps shifting the voltage measured value through the SHR3 until all the data has been sent. The EPG then resets itself and deletes the start bit from DFF 11. The receiving/transiting is now stopped.

AN-CM-312







-			
Δn	plicat	ion	Note
	phout		

Revision 1.0

15-Mar-2021



4.3 Results

Both designs were tested with hardware. Data coded in transmitter, and Voltage code, are shown and described below (it is considered that waveforms are taken from the SLG46811 which transmit first)

Table 1: Testing data

	Transfer	red data	Received data	
N⁰	Data written via I2C	Data coded in transmitter	Voltage level	Voltage code
1	0x55 0x55	0x55 0x55	Vbat<3200mV	0000
2	0x57 0xA3	0x57 0xA3	3200mV <vbat<3392mv< td=""><td>0001</td></vbat<3392mv<>	0001
3	0x8A 0x32	0x8A 0x32	3392mV <vbat<3712mv< td=""><td>0011</td></vbat<3712mv<>	0011
4	0xFF 0x00	0xFF 0x00	3712mV <vbat<4169mv< td=""><td>0111</td></vbat<4169mv<>	0111
5	0x00 0xFF	0x00 0xFF	4169 <vbat< td=""><td>1111</td></vbat<>	1111
6	0x00 0x00	0x00 0x00	4169 <vbat< td=""><td>1111</td></vbat<>	1111

Channel 1 (yellow/top line) – PIN#2 (Start) Channel 2 (light blue/2nd line) – PIN#12 (TX/RX)



1) Transferred 0x55 0x55, received 0x00

2) Transferred 0x57 0xA3, received 0x01





3) Transferred 0x8A 0x32, received 0x03

4) Transferred 0xFF 0x00, received 0x07

Figure 11: Testing results

Application Note	Revision 1.0	15-Mar-2021		





5) Transferred 0x00 0xFF, received 0x07

6) Transferred 0x00 0x00, received 0x07

Figure 12: Testing results

5 Conclusions

The GreenPAK products are an ideal solution for the development of 1-wire communication protocol realization. GreenPAK contains the large number of functional elements necessary for implementation of a variety of circuit design solutions. There are more than 50 ICs in the GreenPAK product family, in which each IC has its own special features and functions. This, in turn, allows a significant reduction in the number of external circuit elements, and even allows for the creation of a system with highly specific requirements. Additionally, GreenPAK products feature the potential for very rapid design time and a very high level of configurability while showcasing low power consumption, small board area, and low cost.

Application Note

Revision 1.0

15-Mar-2021



Revision History

Revision	Date	Description
1.0	15-Mar-2021	Initial Version

Application Note

Revision 1.0

15-Mar-2021

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.