

Properly Terminating Video Op Amps

Introduction

When a transmission path is improperly terminated the energy is reflected and re-reflected from these discontinuities until it eventually shows up as linear distortion in the signal. This application note describes how to properly terminate a video amplifier such that distortion is minimized while maintaining the ability to measure the input/output impedance, and forward gain of the amplifier.

1. Output Termination

When terminating the low impedance output of a video amplifier, there are basically three choices.

Option 1 (Figure 1) – The transmission line is connected directly to the amplifier output. This configuration is ideal for measuring the devices output impedance, since a network analyzer can be connected directly to the output. However, the device must be capable of driving a low impedance (50Ω or 75Ω) since Z_L must equal Z_0 to avoid reflections at the load. Forward gain can also be measured in this configuration; however, it provides limited control over the load impedance seen by the device.

Option 2 (Figure 2) – The output is back-terminated with a series resistor Z_1 . This configuration doubles the devices effective load impedance (100Ω or 150Ω) and minimizes distortion, since any reflected energy from Z_L mismatches is absorbed by Z_1 (assuming Z_1 equals Z_0 and $Z_{OUT} \ll Z_1$). However, the overall forward gain is reduced by a factor of two since Z_1 and Z_0 form a divider network.

Option 3 (Figure 3) – A resistive back-termination network consisting of Z_1 and Z_2 is used. This configuration gives control over the amplifiers load impedance while maintaining a good match to the transmission line. Assuming $Z_L = Z_0$, the load impedance seen by the video amplifier is:

$$Z_1 + Z_2 \parallel Z_0$$

The source impedance seen by the cable is:

$$Z_1 \parallel Z_2$$

For example, if $Z_1 = 900\Omega$ and $Z_2 = Z_0 = Z_L = 50\Omega$, then the load impedance seen by the amplifier is 925Ω . The impedance seen by the cable is approximately 50Ω ($50\Omega \parallel 900\Omega$), which provides a near-perfect match.

The trade-off in this topology is attenuation of the forward gain, given by:

$$\frac{Z_2 \parallel Z_0}{Z_1 + Z_2 \parallel Z_0}$$

For the example shown, the attenuation factor is $25/925$.




Figure 1. Direct Connection of Transmission Line to Video Amplifier Output




Figure 2. Back-Terminated Output with Matched Series Resistor




Figure 3. Dual-Resistor Back-Termination for Load Control and Line Matching

2. Input Termination

When terminating the high impedance input of a video amplifier, two primary configurations are commonly used.

Option 1 (Figure 4) – The transmission line is terminated to ground with resistor Z_1 . Assuming $Z_1 = Z_0$, the mismatch between $Z_1 || Z_A$ and Z_0 is minimal because the amplifier input impedance Z_A is typically very large. If Z_A is capacitive, the match may degrade with frequency. However, any reflected energy is completely absorbed by R_G provided that $R_G = Z_0$. If there is a mismatch between R_G and Z_0 , some of the reflected energy will be re-reflected from the source and travel back towards the amplifier, appearing as distortion.

Distortion at the amplifier input can be further reduced by keeping the transmission line electrically short relative to the signal wavelength. That is, the less the phase shift between the re-reflected energy and the incident energy, the less the signals constructively and destructively combine.

Option 2 (Figure 5) – The input is left unterminated. This configuration is preferred when measuring the amplifier input impedance, since Z_A would otherwise be difficult to measure accurately due to the parallel combination with the much smaller resistor Z_1 .




Figure 4. Shunt-Terminated Input with Matched Resistor




Figure 5. Unterminated High-Impedance Input for Impedance Measurement

3. Revision History

Revision	Date	Description
3.00	Jun 10, 2026	- Applied latest template. - Added Rev History section. - Updated sections.
2.00	Sep 24, 2004	Removed HFA1105, HFA1109, HFA1135 from title
1.00	Mar 1998	Initial release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.