

Introduction

In digital signal processing and communication systems, multiple channels sometimes require different filters for each channel. Traditionally, parallel filter structures have been used in these multiple channel systems. This Application Note will demonstrate how the HSP43168 Dual FIR filter can be used to replace parallel filter structures, providing significant hardware savings.

For multi-channel application, the HSP43168 has three fundamental filtering configurations: even-symmetric, asymmetric, and double-clocked asymmetric. The examples given in this Application Note use one FIR cell for simplicity; the number of filter taps in these examples can be doubled when both FIR cells are used in a single filter configuration[1]. In the single cell mode, the even-symmetric filter has a maximum of 8-taps; the asymmetric filter has a maximum of 4-taps; and the double-clocked asymmetric filter has a maximum of 8-taps.

Before the HSP43168 can be used to filter multiple channels; the input samples of the N-channels must be multiplexed. The system diagram for the application of the HSP43168 is shown in the last section of this Application Note. The following three sections of this Application Note are dedicated to showing the internal data flow and timing diagrams associated with each fundamental filtering configuration.

Even-Symmetric Multi-Channel Filtering

Since an 8-tap even-symmetric filter has only 4 unique coefficients, the HSP43168 forward and reverse data paths are pre-summed allowing the HSP43168 to resolve the convolution sum in a single CLK [1]. Thus, the HSP43168 is clocked at the same frequency as the multiplexed input data rate; this clocking scheme will be referred to as regular clocking. The corresponding Timing Diagram for the regularly clocked even-symmetric multi-channel filtering application is shown in Figure 1.

In the following example, the number of channels being filtered (N) is 3. The input samples from each channel are multiplexed into one stream before entering the HSP43168. Figures 2A, 2B and 2C show the internal data flow diagram of the symmetric multi-channel filtering application for the HSP43168. MUX1-0 was set to FIR A output mode (10) so only one FIR filter cell is shown in the internal data flow diagram.

The multi-channel filtering application relies on the decimation delay registers to “demultiplex” the input stream so that each sequential output depends on samples from one particular channel. The number of decimation delay registers is set by the decimation factor programmed into control address 000H and should be equal to the number of channels N.

The length of the symmetric FIR filter in the multi-channel filtering application is limited to an even number of filter taps because the multi-channel filtering application requires decimation delay registers between all filter taps. In the HSP43168’s odd-length symmetric filter configuration, a delay register between the last filter tap of the forward path and the first filter tap of the reverse path will result in misaligned input data with respect to the center tap coefficient.




FIGURE 1. TIMING DIAGRAM FOR EVEN-LENGTH SYMMETRIC MULTI-CHANNEL FILTERING




FIGURE 2A. SYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 1




FIGURE 2B. SYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 2





FIGURE 2C. SYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 3

Asymmetric Multi-Channel Filtering

Asymmetric multi-channel filtering is almost identical to the symmetric filter application except the reverse path is disabled. The HSP43168 is regularly clocked for the asymmetric multi-channel filtering because the 4-tap forward path filter convolution can be resolved in one CLK. Figure 3 shows the timing diagram for the asymmetric multi-channel filtering application.

The 4-tap asymmetric multi-channel filtering application is demonstrated using the three channel filtering configuration described in the previous section. Figures 4A, 4B and 4C show the internal Data Flow Diagram of the asymmetric multi-channel filtering application with the HSP43168 in single filter cell mode. Like the even-symmetric multi-channel filtering example, the HSP43168 was programmed for 3 decimation delay registers between filter taps so that only data from one channel is used to compute that channel's filtered output.



ACCEN PIN IS HELD LOW. $\overline{\text{FWRD}}$ AND $\overline{\text{RVRS}}$ PINS ARE TIED LOW. SHFTEN IS ALSO TIED LOW.

FIGURE 3. TIMING DIAGRAM FOR ASYMMETRIC MULTI-CHANNEL FILTERING




FIGURE 4A. ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 1




FIGURE 4B. ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 2




FIGURE 4C. ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 3

Double-Clocked Asymmetric Multi-Channel Filtering

In asymmetric filter applications, the number of filter taps for the HSP43168 may be doubled by clocking the dual FIR part two times faster than the input data rate (called double clocking). The limits on the data rate and the clock rate will be described in the next section.

The HSP43168 uses the additional clock pulse to compute and accumulate the previously unused reverse path, achieving an 8-tap FIR filter convolution. The SHFTEN input is used to halt data from shifting through the Decimation Registers so that the convolution sum may be carried over two clocks. On the first clock, data from the reverse path is used in the filter computation. On the second clock, data from the forward path is used in the computation.

Figures 6A-F show the internal data paths of the HSP43168 in the asymmetric multi-channel filtering application given the $N = 3$ channel multiplex input sequence. The double-clocked timing diagram for the asymmetric multi-channel filtering applications is shown in Figure 5. Again, the decimation factor was set to 3, providing three decimation delay registers between each filter tap. These delay registers allow the HSP43168 to process data from one channel for each two clock interval.




FIGURE 5. TIMING DIAGRAM FOR THE DOUBLE-CLOCKED ASYMMETRIC MULTICHANNEL FILTERING APPLICATION




FIGURE 6A. DOUBLE-CLOCKED ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 1




FIGURE 6B. DOUBLE-CLOCKED ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 2




FIGURE 6C. DOUBLE-CLOCKED ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 3




FIGURE 6D. DOUBLE-CLOCKED ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 4




FIGURE 6E. DOUBLE-CLOCKED ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 5




FIGURE 6. DOUBLE-CLOCKED ASYMMETRIC MULTI-CHANNEL DATA FLOW DIAGRAM STEP 6

Multi-Filter Configuration Using A Single HSP43168

The multiple channel filtering application was demonstrated in the previous sections using an even-symmetric, asymmetric, and double-clocked asymmetric filter configuration given a 3-channel multiplexed input data stream.


Assuming that the input and output rates of each channel are the same, then up to 16 independent filters may be implemented. The number of independent filters is limited by the maximum 2^4 decimation delay registers that can be set by the decimation factor in the 000H Control Word.

In the multi-filter application, the decimation delay registers are used to align multiplexed input samples so that only coefficients for a particular channel and input data from a particular channel are convolved. If there are N channels, then the alignment is accomplished by programming the decimation factor equal to N.

The block diagram in Figure 7 illustrates the top level design required to implement multi-channel filtering with a single HSP43168. As shown in Figure 7, N channels are multiplexed into a single device. The input data rate of each channel is assumed to be the same for each of the N-channels, and the data rate of the multiplexed input can not exceed 45MHz. Thus the multiplexed input data rate, F_{IN} is bounded by:

$$F_{IN} \times M \times N \leq 45\text{MHz}$$

where N is the number of channels. M denotes how many times faster CLK is compare to the input data rate. M equals 1 for regularly-clocked applications and 2 for double-clocked applications. If the HSP43124 is configured with a MUX0-1 = 01 (output = FIR A + FIR B), then a maximum of 16-taps for even-symmetric or double-clocked asymmetric FIR filter and a maximum of 8-taps for regularly-clocked asymmetric FIR filter can be achieved. Note that the HSP43168 can store up to 32 coefficient sets for each tap, limiting $MN < 33$.



NOTE: N = Total number of channels. M = 1 or 2 for regularly or double clocked cases respectively.

FIGURE 7. BLOCK DIAGRAM OF MULTI-FILTER APPLICATION

For example, if a 3-channel 16-tap asymmetric filter with a sample rate of 7MHz per channel is to be realized, then the HSP43168 must be configured in the MUX0-1 = 01 mode and must be double clocked to achieve all 16 taps. Thus, the CLK must be equal to $3 \times 2 \times 7\text{MHz} = 42\text{MHz}$; this 3-channel system can be filtered using the HSP43168VC-45 which has a maximum 45MHz clock. $F_{OUT} = F_{IN} = 7\text{MHz}$.

Appendix: Key Features of the HSP43168

The HSP43168 has the following features:

- The HSP43168 dual FIR filter can function as one 16-tap filter or two 8-tap filters as summarized in [1].
- The 10-bit filter coefficients are separated into two 4-tap sets designated as FIR A and FIR B. 32 coefficient sets can be stored in memory for each of the 4-tap in FIR A and FIR B.
- When \overline{WR} is clocked, the 10-bit filter coefficient in CIN0-9 is written to a) one of the four taps specified by A0-1, b) either FIR A or B specified by A2 = 0 or A2 = 1 respectively, and c) one of the 32 available coefficient sets specified by A7-3.
- The 8 taps from FIR A and FIR B for a particular coefficient set is selected by CSEL0-4.
- The output is equal to either FIR A + FIR B $\times 2^{-10}$ (MUX1-0 = 00); FIR A + FIR B (MUX1-0 = 01); FIR A (MUX1-0 = 10); or FIR B (MUX1-0 = 11).
- For symmetric filters, \overline{FWRD} and \overline{RVRS} are tied low so that the forward and reverse input paths are pre-summed.
- The \overline{ACCEN} pin is used to accumulated data when it is high and to dump the data to the output holding when it is low.
- The decimation factor fixed in Control Word 000H specifies how many delay registers are asserted between coefficient taps.
- The \overline{SHFTEN} is used to enable shifting of data in the dual FIR filter.

Some common mistakes that have occurred using the dual FIR are:

- Setting the decimation factor of the HSP43168 to N does not cause the filter to decimate by a factor of N. The decimation factor only sets the number of delay registers between each filter tap.
- When the delay registers are set by the decimation factor, odd tap length symmetric filter lengths may no longer be implemented. Refer to Figure 6 on p.3-27 of [1] for an odd symmetric filter implementation; it can be seen that delay between the forward and reverse paths will cause the input data for the center coefficient to be misaligned.

Reference

For Intersil documents available on the web, see <http://www.Intersil.com>

- [1] *Digital Signal Processing Data Book (DB302B)*, Intersil Corporation

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852-2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338