intersil

## A Novel Approach to Creating a High-Efficiency, Simple Buck-Boost Converter

Application Note

May 8, 2006 AN1254.0

Authors: Tamara Papalias and Mike Wong

A stable voltage from an input supply that is higher and lower than the output is often required. A common solution is to use a boost converter followed by an LDO as shown in Figure 1. The boost converter is configured to accept voltages ranging from 3V-6V and to produce an output of 6.25V. The 6.25V is then regulated to 5V by the LDO. Both stages of this solution exhibit some conversion losses. A simpler, one-stage solution with a boost converter offers higher efficiency. This simple solution with a PFET transistor is presented in detail and compared to the common solution.

When using a boost converter, the output has to be set above the highest input voltage to avoid significant losses. Therefore, the output of the boost converter in Figure 1 has been set to 6.25V. A low drop-out voltage regulator is then used to acquire the desired final voltage of 5V. The efficiency of this set-up can be calculated from the efficiency of each of the components by this formula:

 $\eta_{\text{system}} = \eta_{\text{boost}} \times \eta_{\text{LDO}}$ 

The efficiency of the boost converter  $\eta_{boost}$  is typically 90%; however, the efficiency of the LDO  $\eta_{LDO}$  is ratio of the output and input (5V/6.25V), 77%. The overall efficiency is 69%. That difference is a trade-off among the voltage needed at the output of the boost converter, the drop-out voltage of the LDO, and margin for the system.



FIGURE 1. TYPICAL 5V REGULATION WITH BOOST CONVERTER AND LDO





1

To achieve a sizable increase in the efficiency of this system, a single-stage solution is needed. A single-stage boost circuit is given in Figure 2. The Schottky diode in series with the PFET keeps the output of the regulator at a voltage greater than the system output voltage—keeping the boost converter in its high-efficiency operating mode. The voltage value at the output of the boost converter is set by the combination of the turn-on voltage of the PFET and the result of the voltage divider attached to its gate.

The PFET acts like a linear resistor with 1.0V V<sub>GS</sub> threshold. It is fully on when the input is below 4.2V. When the input is greater than 4.2V, pin 10 of the boost converter needs to rise above the input voltage. Therefore, the voltage divider of R5 and R6 begins to turn the transistor off to increase channel resistance. This inserted resistance further isolates the output of the boost regulator from the output of the system and adds the voltage drop of the channel resistance, allowing the boost regulator to remain efficient and stable. The combination of PFET V<sub>GS</sub> threshold and the R5 and R6



FIGURE 3. EFFICIENCY OF BOOST/LDO COMBO AND BOOST/FET COMBO FOR  $V_{IN}$  = 3.3V,  $V_{OUT}$  = 5V





resistor divider ratio determines the input voltage level that PFET is turned fully on.

$$V_{IN} = (V_{OUT} - V_{GS}) \bullet \frac{R5 + R6}{R6} = (5 - 1) \bullet \frac{1k + 22k}{22k} = 4.18V$$

A comparison of the efficiency of each system is presented in Figure 3. With a low voltage input (3.3V) being converted to 5V, the boost converter with PFET consistently provides 8% higher efficiency over the boost/LDO combo shown in Figure 1. With the circuits under greater stress (as with  $V_{IN} = 5V$ ), the boost/FET circuit remains more efficient, about +4% at low current and +2% for high current uses (Figure 4).

To examine the efficiency for the spectrum of input voltages, Figure 5 is provided. The efficiency of the system is well above 80% for input voltages less than or equal to the output voltage. When the input voltage is increased, the efficiency drops by about 1% per 100mV. A load regulation curve (Figure 6) is included to show the precision of the output voltage versus current.



FIGURE 4. EFFICIENCY OF BOOST/LDO COMBO AND BOOST/FET COMBO FOR  $V_{IN}$  = 5V,  $V_{OUT}$  = 5V



Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.

For information regarding Intersil Corporation and its products, see www.intersil.com