

AN111 Rev 1.00

March 1997

80C286 Performance Advantages Over the 80386

Introduction

The Intersil 80C286, operating at the same frequency as the 80386, has performance advantages over the 80386 when executing 16-bit industry standard 80C86 or 80C286 code. This is evident in the following areas:

- (1) Input/Output Handling
- (2) Interrupt Handling
- (3) Control Transfer (Loop, Jump, Call)
- (4) 286 Protected Mode Systems
- (5) Multi-Tasking and Task Switching Operations.

This advantage is due to the 80C286 requirement of fewer clock cycles to execute the same instructions. In addition to these areas, the 80C286 executes many other instructions in the same number of clock cycles as the 80386.

This results in an 80C286 performance advantage in areas including:

- Multi-Tasking Systems.
- Control Applications utilizing interrupt and I/O instructions.
- Structured Software utilizing many Control transfer instructions.
- Operating Systems that rely on interrupts to perform functions.
- Upgrading 16-bit 80C86 applications for increased performance.

The 80C286 can be effectively used as a fast 80C86. However, the 80386 is not a fast 80C286. This study shows that software written for the 80C86/80C286 can execute more efficiently on the 80C286 than on the 80386. There is not significant performance advantage to be gained by simply moving a system design from an 80C286 to an 80386 at either 16MHz or 20MHz. The 80C286 is the processor best suited for executing 16-bit 80C86/80C286 code, which represents the world's largest base of microprocessor software.

#### Architecture Background

The 80C286 Intersil's newest static CMOS microprocessor combines low operating and standby power with high performance. The Intersil 80C286 is available in speeds of 12.5MHz, 16MHz, 20MHz and 25MHz.

The 80C286 evolved from the industry standard 80C86 microprocessor. The 80C286 has vast architectural enhancements over its predecessor that allow the 80C286 to execute the same code with a significant performance increase. Disregarding the clock speed increase, when upgrading from an 80C86 to an 80C286, the 80C286 can execute the same code with an increase in throughput of up to 4 times that of the 80C86. This increase is solely due to the architectural enhancements.

It is common belief that replacing an 80C286 with the 32-bit 80386 microprocessor will yield similar performance increases. This is not the case. The new architecture gives the 80386 32-bit capability and increased protection features, but it does not significantly increase the throughput of a 16-bit 8086 or 80286 code. In most cases, when executing industry standard 8086 or 80286 code, replacing the 80C286 with an 80386 does not result in a significant performance increase. In some cases, such a replacement will actually cause a performance degradation.

Figure 1 illustrates a comparison of the number of clock cycles needed to execute several instructions available on all three microprocessors (80C86, 80C286, and 80386). This illustrates the dramatic effect of 80C286 architectural enhancements on performance when compared to the 80C86 and the lack of similar performance improvement when executing 8086/80286 code on the 80386.

With an 80C86 to 80C286 upgrade, system designers can execute existing 8086 code on the 80C286 and take advantage of an immediate performance upgrade. This same benefit is not realized when switching from an 80C286 to an 80386. This comparison illustrates that changing from an 80C286 to an 80386 does not yield throughput when executing the same industry standard 80C86/80C286 code (the world's largest base of microprocessor software).





FIGURE 1. ARCHITECTURAL COMPARISON

#### Instruction Comparison

The Appendix in this document illustrates a direct comparison of the number of clock cycles needed to execute the same instructions on the 80C286 and the 80386. The table includes examples of instruction timing for all instructions available on both processors. Several addressing modes of each instruction type are included.

Of the 190 instruction examples analyzed, 74 of the instructions execute faster on the 80C286 than on the 80386; 66 of the instructions analyzed execute in the same number of clock cycles on both processors. This leaves only 50 instructions with improved performance on the 80386 (See Figure 2). Over 70% of the instructions analyzed execute as fast or faster on the 80C286 than on the 80386.



This is vastly different than the previous 86-286 upgrade. With that upgrade, the 80C286 exhibits equal or better performance than the 80C86 with 100% of the instructions. This clearly indicates the 80C286 is the processor best suited for executing industry standard 8086 family code.

The following discussion groups each of the instructions into one of several categories to analyze which applications will benefit from utilizing the 80C286. The categories used are:

- · Jumps, Calls, Returns and Loops (Real Mode)
- I/O Instructions
- Logic, Arithmetic, Data Transfer, Shift and Rotate Instructions
- Interrupts
- Miscellaneous Instructions
- Protected Mode/Multi-Tasking Instructions

#### Jumps, Calls, and Loops

In real mode, near calls, jumps, and conditional jumps (transfers within the current code segment) all take the same number of clock cycles to execute on the 80C286 and the 80386. Since the segment sizes are larger on the 80386, the near transfer instructions on the 80386 can transfer a greater distance.

The far calls and jumps (transfers that switch to a new code segment; i.e., a code segment context switch) are faster on the 80C286: four clocks and one clock respectively. The far return instruction executes in three less clock cycles on the 80C286, and the near return takes one extra clock cycle. The protected mode calls, jumps, and returns are all faster on the 80C286 and are discussed in the section on Protected Mode.



The loop instruction is three clock cycles faster on the 80C286 than the 80386. Thus, the 80C286 would save 300 clock cycles over the 386 if a LOOP instruction were executed 100 times.

	ADVANTAGE		
INSTRUCTION	80C286	NONE	80386
Near JMP and Call		Х	
Far CALL, JMP and RET	Х		
LOOP	Х		

### I/O Instructions

The 80C286 has significant advantage with the I/O instructions. The IN instruction is almost 2 1/2 times faster on the 80C286; the 80386 takes 7 extra clock cycles to execute the same instruction. The OUT instruction is over 3 times faster on the 80C286; again the 80386 takes 7 extra clock cycles to execute the same instruction. Executing the I/O instructions on the 80386 is equivalent to executing on the 80C286 with 7 wait states.

The string I/O instructions (INS and OUTS) are also significantly faster on the 80C286. The INS instruction is 10 clock cycles faster on the 80C286, and the OUTS instruction is 9 clock cycles faster. This is particularly important if the string operations are going to be used to input and output a large block of data using the REP prefix. Inputing 100 words of data with the REP INS instruction is 208 clock cycles faster on the 80C286. An even more significant difference can be seen when outputing 100 words with the REP OUTS instruction. In this case, the 80C286 is 800 clock cycles faster than the 80386.

	ADVANTAGE		
INSTRUCTION	80C286	NONE	80386
IN	Х		
OUT	Х		
INS	Х		
OUTS	Х		

# Logic, Arithmetic, Data Transfer, Shift and Rotate Instructions

Most forms of logic, arithmetic, and data transfer instructions execute in the same number of clock cycles on both processors. Certain operand combinations of these instructions (immediate to register for example) take one extra clock to execute on the 80C286.

In real mode, the segment register transfer instructions execute as fast or faster on the 80C286 than they do on the 80386. For example, using the POP instruction to transfer data into a segment register is 2 clock cycles faster on the 80C286.

Most of the string manipulation instructions execute in the same number of clock cycles on both processors. The MOVS and STOS instructions are faster on the 80C286.

The divide instruction executes in the same number of clock cycles on both processors. The number of clocks to execute the multiply instruction on the 80386 is data dependent; the number of clocks to execute the same instruction on the 80C286 is fixed. On average, the multiply instruction is five clock cycles faster on the 80386, but depending on the data, the 80386 could be as many as 4 clock cycles slower the 80C286.

The rotate and shift instructions are faster on the 80386. Unlike the 80C286, the 80386 rotate and shift instructions do not depend on the number of bits to be shifted or rotated. Thus, the 80386 has the advantage with multi-bit rotate and shift instructions. The 80C286 does, however, execute single bit rotate and shift instructions faster.

	ADVANTAGE		
INSTRUCTION	80C286	NONE	80386
Most Logic and Arithmetic		Х	
Certain Operand Combinations of Logic and Arithmetic			Х
Divide		Х	
Multiply			х
Single Bit Shift or Rotate	Х		
Multi-Bit Shift or Rotate			х
String Instructions	Х		

#### Interrupt Instructions

Interrupts are serviced more quickly on the 80C286. The INT instruction, in real mode, executes 14 cycles faster on the 80C286 than it does on the 80386. The INTO, BOUND, and other instructions that can cause an interrupt all benefit from the faster interrupt handling features of the 80C286. The return from interrupt instruction (IRET) is 7 clock cycles faster on the 80C286. The PUSHA and POPA instructions, frequently used by interrupt handling procedures, are both faster on the 80C286. Protected Mode interrupt handling is discussed in the Protected Mode section.

	ADVANTAGE		
INSTRUCTION	80C286	NONE	80386
INTN	Х		
INTO	Х		
BOUND (If Interrupt)	Х		
Break Point Interrupt	Х		

#### **Miscellaneous Instructions**

The BCD instructions, HLT, and CBW execute from 1 to 5 clock cycles faster on the 80C286. The instructions to set and clear individual flags and the CWD instruction all execute in the same number of cycles on both processors. The ENTER, LEAVE, and BOUND instructions are from 1 to 3 cycles faster on the 80386. The BOUND instruction is only faster if an inter-



rupt is not caused by the instruction.

	ADVANTAGE		
INSTRUCTION	80C286	NONE	80386
BCD Instructions	Х		
Data Conversion (CBW, CWD)	Х		
Flag Settling and Clearing		Х	
BOUND (If No Interrupt)			Х

#### Protected Mode/Multi-Tasking

When executing 80286 protected mode code, the 80C286 significantly out-performs the 80386. Task switching operations execute 100 to 113 clock cycles faster on the 80C286. The instruction to return from a called task is 63 clock cycles faster on the 80C286. This results in a very significant performance increase for systems utilizing the multi-tasking features.

Inter-segment JMP, CALL and segment loading instructions also operate faster on the 80C286. The 80C286 saves anywhere from 4 to 11 clock cycles depending on the particular inter-segment transfer instruction. In protected mode, the intersegment return is also faster on the 80C286. The 80C286 is 7 clock cycles faster when executing an inter-segment return to the same privilege level and is 13 cycles faster on inter-segment returns to a different privilege level.

The instructions to initialize and check the protected mode registers execute as fast or faster on the 80C286. The IDTR access instructions are an exception to this in that they take one extra clock cycle to execute on the 80C286. The instruction to switch the processor to protected mode (LMSW) is 7 cycles faster on the 80C286.

Most of the 80286 protected mode access checking instructions operate as fast or faster on the 80C286 than on the 80386. The LAR instruction is one clock cycle faster on the 80C286 and the LSL instruction is 5 clock cycles faster. The VERW instruction executes in the same speed on both processors and the VERR is 5 cycles faster on the 80386. The ARPL instruction used in protected mode procedures for pointer validation is 10 clock cycles faster on the 80C286.

	ADVANTAGE		
INSTRUCTION	80C286	NONE	80386
Task Switching	Х		
Segment Register Loading	Х		
Inter-Segment Transfer	Х		
System Register Instructions		Х	
Inter-Segment Transfers	Х		
Access Checking Instructions		Х	

#### Subroutine Analysis

This section lists several subroutines and then compares the number of clock cycles each subroutine will take to execute on the 80C286 and on the 80386.

#### Example 1

This interrupt routine outputs a character to a terminal via a UART. The AL register must contain the character to be output. The routine first checks the status of the UART to determine if it is busy. If it is busy, the routine loops until the UART is free; when the UART is free, the character is output. Following is a listing of the code and the clock cycle analysis for the OUT-\_CHAR routine.

This sample procedure executes about 25% faster on the 80C286 than on the 386. The advantage is realized through the 80C286's faster interrupt handling and faster I/O instructions.

80C286 CLOCK CYCLES	80386 CLOCK CYCLES	OUT_CHARACTER PROC NEAR			
3	4		PUSHF	; save caller's flags.	
3	2		PUSH AX	; save data to be output.	
5	12	CK_STATUS:	IN AL, PORT_STATUS	; Input UART status.	
6	5		CMP AL, BUSY	; Check If UART Busy.	
3/7	3/7		JE CK_STATUS	; If busy go check again.	
5	4		POP AX	; If not busy restore AX	
3	10		OUT OUT_PORT, AL	; and output data.	
5	5		POPF	; Restore Flags	
17	22		IRET	; Return.	
23	37		INT x	; Instruction to initiate OUTCHAR	
				; Interrupt.	
73	104	Total cycles if UART not busy.			
18	24	Number of cycles	added for each loop while UAR	RT is busy.	

EXAMPLE 1.



#### Example 2

The second example outputs and entire string of characters using the previous interrupt routine (denoted by "INT x" in the code below). The DS:SI registers point to the beginning of the string to be output. The string is variable in length and must be terminated with the "" character.

To output a string of 20 characters, the 80C286 would take 1,899 clock cycles; using the same routine, the 80386 would take 2,511 cycles. Each time a string of 20 characters is output, the 80C286 will save 612 clock cycles; an 80C286 performance increase of almost 25%. The advantage is realized through the 80C286's faster interrupt handling, faster I/O instructions, faster FAR transfer instructions and faster register saving and restoring instructions.

80C286 CLOCK CYCLES	80386 CLOCK CYCLES	OUT_STRING PROC FAR			
17	18		PUSHA	; save caller's registers.	
5	5	NEXT:	LODSB	; Load first char to be output.	
3	2		CMP AL, "\$"	; Check to see if End of string.	
3/7	3/7		JE done	; If end then go to DONE.	
73	104		INT x	; If not end output character.	
7	7		JMP next	; Go get next char to output.	
19	24	DONE:	POPA	; Restore Registers when done.	
15	18		RET	; Far Return.	
13	17		Call OUT_STRING	; Far Call to initiate.	
				; OUT_STRING procedure.	
79+91/char	91+121/char	Total number of clocks to start and end routine. +Number of additional clocks to output each character in the output string.			

**EXAMPLE 2.** 

#### Example 3

#### This example adds all the values of a source array in memory to the values of a destination array in memory. The result is stored in the destination array. Both arrays are assumed to be in the current data segment. The count (number of words in the

array), offset of source array, and offset of destination array are all assumed to be placed on the stack (in that order) by the calling program. The source code for the procedure is listed in the Example 3 Table below.

80C286 CLOCK CYCLES	80386 CLOCK CYCLES	ADD_ARRAY PROC NEAR		
17	18		PUSHA	; save caller's registers.
2	2		MOV BP, SP	; Point BP to current stack
5	4		MOV CX, (bp+22)	; Load array size from stack
				; into CX.
5	4		MOV SI, (bp+20)	; Load offset of source array
				; from stack into SI.
5	4		MOV DI, (bp+18)	; Load offset of destination
				; array from stack into DI.
2	2		CLD	; Clear Direction Flag.
5	5	NEXT:	LODSW	; Load the source word into AX.
7	7		ADD (DI), AX	; Add source to destination.
3	2		ADD DI, 02	; Point DI to next data.
8/4	11		LOOP NEXT	; Continue to ADD all elements
				; in the two arrays.
19	24		POPA	; Restore Registers
11	10		RET 6	; Near return.
		; Following is the code necessary to set up and call the above procedure.		
5	5		PUSH count	; Put count parameter on stack
3	2		PUSH offset S_ARRAY	; Put offset of source array
			EXAMPLE 3.	



#### 80C286 Performance Advantages Over the 80386

80C286 CLOCK CYCLES	80386 CLOCK CYCLES	ADD_ARRAY	PROC NEAR
			; on stack.
3	2	PUSH offset D_ARRAY	; Put offset of destination
			; array on stack.
7	7	CALL ADD_ARRAY	; Near Call to initiate
			; ADD_Array procedure.
84+(23*CX)-4	84+(25*CX)	Total number of clocks to start and end routine. +Number of additional clocks for each item in arra	ay to be added.



Both processors take the same number of clock cycles for initialization before the call and closing up after the call (84). The loop that does the adding is faster on the 80C286. To add two 100 word arrays, the 80C286 would take 2,380 clock cycles; the 80386 takes 2,584 (an additional 204 clocks) to execute the same routine. In this example, the LOOP instruction gives the 80C286 the performance over the 80386.

#### Example 4

This procedure is an example of an operating system procedure developed for a protected mode multi-privilege level system. The procedure INT\_SEGMENT is passed a segment selector on the stack and will load that entire segment with zero's. The procedure is designed to execute at privilege level zero will a call gate at privilege level 3; this allows procedures

executing at any level to utilize the INIT\_SEGMENT procedure. INIT\_SEGMENT provides protection checks to ensure that the procedure passing the parameter has valid access to the segment that it is trying to initialize. This prevents a procedure at privilege level three from initializing a segment at privilege level zero.

This example shows that when executing instructions used for privilege verification and privilege level transitions the 80C286 is faster than the 80386. Without taking the LODS instruction into account, the 80C286 is 38 clock cycles faster when executing the same procedure. With the LODS instruction, and assuming a segment size of 100 bytes, the 80C286 would execute this routine 238 clock cycles faster than the 80386.

80C286 CLOCK CYCLES	80386 CLOCK CYCLES	INIT_SEGMENT PROC FAR WC = 1		
17	18		PUSHA	; save caller's registers.
3	2		PUSH ES	;save ES register.
2	2		MOV BP, SP	;Point BP to top of stack.
5	4		MOV AX, (BP+22)	; Load AX with segment selector
				; passed as parameter on stack.
5	4		MOV BX, (BP+20)	; Load BX with return CS to
				; determine caller's CPL.
10	20		ARPL AX, BX	; Adjust the Privilege level of
				; the segment selector according
				; to the caller's CPL.
16	16		VERW AX	; Test for valid write access
3/7	3/7		JNE ERROR	; If no valid access go to error.
17	18		MOV ES, AX	; LOAD ES with segment to be
				; initialized.
14	20		LSL CX, AX	; Load segment size into CX.
2	2		XOR DI, DI	; Load zero into DI.
2	2		XOR AX, AX	; Load zero into AX.
2	2		CLD	; Clear decrement flag.
4+3*cx	5+5*cx		REP STOSB	; Init entire segment to 00.
2	2		CLC	; Clear carry to indicate segment
				; initialized with no errors.
20	21	DONE:	POP ES	; Restore ES register.
19	24		POPA	;Restore Register



80C286 CLOCK CYCLES	80386 CLOCK CYCLES	INIT_SEGMENT PROC FAR WC = 1			
55	68		RET 2	; Ret FAR to different privilege	
2	2	ERROR:	STC	; SET carry to indicate error.	
7	7		JMP DONE		
		; Code to push selector on stack and initiate INIT SEGMENT via call gate.			
3	2		PUSH DATA_SELECTOR	; Place Selector on stack.	
82	86		CALL INIT_SEGMENT_GATE	;Instruction to initiate	
				; INIT SEGMENT procedure.	
253	283	Total clocks if ERROR because segment not accessible.			
283+(3*S)	321+(5*S)	Total number of clocks if segment is initialized to zeros. "S" represents size of segment in bytes.			



#### Example 5

This Procedure is a task dispatcher that is invoked via an interrupt to cause a task switch to occur. This procedure utilizes a circular linked list of the tasks that need to be executed. A pointer called "CURRENT\_TASK" points to the data structure for the current task being executed. The data structure contains the TSS for the task it is describing and a NEXT field that points to the data structure of the next task in the list to be executed. When the Task Dispatcher is invoked it switches the current pointer to the next task in the list and then invokes the new task by jumping to the TSS for that task. The data structure for the linked list is illustrated below. The task dispatcher is actually a separate task that is invoked via an interrupt that signals that a new task should be initiated. Following is a listing for the simple task dispatcher.

The advantage of the 80C286 in this case is in the faster task switch instruction. The task switch instruction is 101 clock cycles faster on the 80C286 than on the 80386. This performance increase makes the 80C286 the clear choice for multi-tasking applications.



80C286 CLOCK CYCLES	80386 CLOCK CYCLES	TASK_DISPATCH PROC FAR			
5	4	START:	MOV BX, CURRENT TASK + 2	; Load BX with contents of next ; field of current TASK. BX will ; contain the address of the data ; structure for next task to run	
3	2		MOV CURRENT TASK, BX	; Update Current Task to point to ; new task to be executed.	
178	279		JMP DWORD PTR (BX-2)	; Start new task by jumping to TSS ; for new task.	
7	7		JMP START	; JUMP to start for next time the ; TASK dispatcher is invoked.	
193	292				

#### EXAMPLE 5.

#### Appendix

This appendix contains a table directly comparing the number of clock cycles necessary to execute all the instructions available on both the 80C286 and the 80386. The table includes several addressing modes of each instruction.

The table has five columns. The first column list the instruction being compared. The second column lists the number of clock cycles that the 80C286 needs to execute that instruction. The third column lists the number of clock cycles needed by the 80386 to execute the same instruction. The fourth column divides the number of cycles needed by the 80386 by the number of cycles needed by the 80386 by the number of cycles needed by the 80C286. If this figure is greater than one, (see fifth column) then the 80C286 is faster than the



80386. For example, a 2.0 would indicate the 80C286 executes the same instruction twice as fast as the 80386. A 1.0 indicates that both processors execute the instruction in the same number of cycles. A number less than one indicates the 80386 is faster than the 80C286.

#### APPENDIX TABLE

80C286 INSTRUCTION	NUMBER CLOCKS TO EXECUTE ON 80C286	NUMBER CLOCKS TO EXECUTE ON 80386	80386/80C2 86	80C286 FASTER THAN OR EQUAL TO 80386
AAA	3	4	1.33	$\checkmark$
AAD	14	19	1.36	$\checkmark$
AAM	16	17	1.06	$\checkmark$
AAS	3	4	1.33	$\checkmark$
ADC reg, reg	2	2	1.00	$\checkmark$
ADC mem, reg	7	7	1.00	$\checkmark$
ADC reg, immed	3	2	0.67	
ADC mem, immed	7	7	1.00	$\checkmark$
ADD reg, reg	2	2	1.00	$\checkmark$
ADD mem, reg	7	7	1.00	$\checkmark$
ADD reg, immed	3	2	0.67	
ADD mem, immed	7	7	1.00	$\checkmark$
AND reg, reg	2	2	1.00	$\checkmark$
AND mem, reg	7	7	1.00	$\checkmark$
AND reg, immed	3	2	0.67	
AND mem, immed	7	7	1.00	$\checkmark$
ARPL reg, reg	10	20	2.00	$\checkmark$
ARPL mem, reg	11	21	1.91	$\checkmark$
BOUND (no interrupt)	13	10	0.77	
CALL immed (near)	7	7	1.00	$\checkmark$
CALL immed (far real mode)	13	17	1.31	$\checkmark$
CALL immed (far PVAM)	26	34	1.31	$\checkmark$
CALL gate (same privilege PVAM)	41	52	1.27	$\checkmark$
CALL gate (different privilege PVAM)	82	86	1.05	$\checkmark$
CALL TSS (Task Switch PVAM)	177	278	1.57	$\checkmark$
CALL task_gate (Task Switch PVAM)	182	287	1.58	$\checkmark$
CBW	2	3	1.50	$\checkmark$
CLC	2	2	1.00	$\checkmark$
CLD	2	2	1.00	$\checkmark$
CLI	3	3	1.00	$\checkmark$
CLTS	2	5	2.50	$\checkmark$
СМС	2	2	1.00	$\checkmark$
CMP reg, reg	2	2	1.00	$\checkmark$
CMP mem, reg	6	5	0.83	
CMP reg, immed	3	2	0.67	
CMP mem, immed	6	5	0.83	
CMPS	8	10	1.25	$\checkmark$



80C286 INSTRUCTION	NUMBER CLOCKS TO EXECUTE ON 80C286	NUMBER CLOCKS TO EXECUTE ON 80386	80386/80C2 86	80C286 FASTER THAN OR EQUAL TO 80386
CWD	2	2	1.00	$\checkmark$
DAA	3	4	1.33	$\checkmark$
DAS	3	4	1.33	$\checkmark$
DEC reg	2	2	1.00	$\checkmark$
DEC mem	7	6	0.86	
DIV word, reg	22	22	1.00	$\checkmark$
DIV word, mem	25	25	1.00	$\checkmark$
ENTER immed1, immed2 (immed 2 = 6)	36	35	0.97	
HLT	2	5	2.50	$\checkmark$
IDIV word, reg	25	27	1.08	$\checkmark$
IMUL word, mem	24	19	0.79	
IN	5	12	2.40	$\checkmark$
INC reg	2	2	1.00	$\checkmark$
INC mem	7	6	0.86	
INS	5	15	3.00	$\checkmark$
INT 3 (real mode)	23	33	1.43	$\checkmark$
INT immed (real mode)	23	37	1.61	$\checkmark$
INT immed (PVAM same privilege)	40	59	1.48	$\checkmark$
INT immed (PVAM different privilege)	78	99	1.27	$\checkmark$
INT TASK_GATE (PVAM Task Switch)	167	280	1.68	$\checkmark$
INTO (No Jump)	3	3	1.00	$\checkmark$
INTO (YES Jump real mode)	24	35	1.46	$\checkmark$
IRET (real mode)	17	22	1.29	$\checkmark$
IRET (PVAM same privilege)	31	38	1.23	$\checkmark$
IRET (PVAM different privilege)	55	82	1.49	$\checkmark$
IRET (PVAM task switch)	169	232	1.37	$\checkmark$
Jcond label (No jump)	3	3	1.00	$\checkmark$
Jcond label (Yes jump)	7	7	1.00	$\checkmark$
JMP near_label	7	7	1.00	$\checkmark$
JMP Far_label (real mode)	11	12	1.09	$\checkmark$
JMP FAR_LABEL (PVAM)	23	27	1.17	$\checkmark$
JMP CALL_GATE (PVAM same privilege)	38	45	1.18	$\checkmark$
JMP TASK_GATE (PVAM task switch)	183	288	1.57	$\checkmark$
JMP TSS (PVAM task switch)	178	279	1.57	$\checkmark$
LAHF	2	2	1.00	$\checkmark$
LAR reg	14	15	1.07	$\checkmark$
LAR mem	16	16	1.00	$\checkmark$
LDS (real mode)	7	7	1.00	
LDS (PVAM)	21	22	1.05	
LEA	3	2	0.67	
LEAVE	5	4	0.80	

AN111 Rev 1.00 March 1997



LGDT   11   11   11   1.00   √     LIDT   12   11   0.92   1   1   0.92   1     LLDT reg   17   20   1.18   √   √     LLDT mem   19   20   1.05   √     LMSW reg   3   10   3.33   √     LMSW mem   6   13   2.17   √     LODS   5   5   1.00   √     LOOP (Jump)   8   11   1.38   √     LOOP (No Jump)   4   11   2.75   √     LSL reg   14   20   1.43   √     LTR reg   17   23   1.35   √     LTR mem   19   27   1.42   √	80C286 INSTRUCTION	NUMBER CLOCKS TO EXECUTE ON 80C286	NUMBER CLOCKS TO EXECUTE ON 80386	80386/80C2 86	80C286 FASTER THAN OR EQUAL TO 80386
LIDT12110.92LLDT reg17201.18 $\checkmark$ LLDT mem19201.05 $\checkmark$ LMSW reg3103.33 $\checkmark$ LMSW mem6132.17 $\checkmark$ LODS551.00 $\checkmark$ LOOP (Jump)8111.38 $\checkmark$ LOOP (No Jump)4112.75 $\checkmark$ LSL reg14201.43 $\checkmark$ LTR reg17231.35 $\checkmark$ LTR mem19271.42 $\checkmark$ MOV reg reg221.00 $\checkmark$	LGDT	11	11	1.00	$\checkmark$
LLDT reg   17   20   1.18   √     LLDT mem   19   20   1.05   √     LMSW reg   3   10   3.33   √     LMSW mem   6   13   2.17   √     LODS   5   5   1.00   √     LOOP (Jump)   8   11   1.38   √     LOOP (No Jump)   4   11   2.75   √     LSL reg   14   20   1.43   √     LST reg   16   21   1.31   √     LTR reg   17   23   1.35   √     LTR mem   19   27   1.42   √	LIDT	12	11	0.92	
LLDT mem19201.05 $\checkmark$ LMSW reg3103.33 $\checkmark$ LMSW mem6132.17 $\checkmark$ LODS551.00 $\checkmark$ LOOP (Jump)8111.38 $\checkmark$ LOOP (No Jump)4112.75 $\checkmark$ LSL reg14201.43 $\checkmark$ LSL mem16211.31 $\checkmark$ LTR reg17231.35 $\checkmark$ LTR mem19271.42 $\checkmark$	LLDT reg	17	20	1.18	$\checkmark$
LMSW reg   3   10   3.33   √     LMSW mem   6   13   2.17   √     LODS   5   5   1.00   √     LOOP (Jump)   8   11   1.38   √     LOOP (No Jump)   4   11   2.75   √     LSL reg   14   20   1.43   √     LSL mem   16   21   1.31   √     LTR reg   17   23   1.35   √     LTR mem   19   27   1.42   √	LLDT mem	19	20	1.05	$\checkmark$
LMSW mem   6   13   2.17   √     LODS   5   5   1.00   √     LOOP (Jump)   8   11   1.38   √     LOOP (No Jump)   4   11   2.75   √     LSL reg   14   20   1.43   √     LSL mem   16   21   1.31   √     LTR reg   17   23   1.35   √     LTR mem   19   27   1.42   √	LMSW reg	3	10	3.33	$\checkmark$
LODS551.00 $$ LOOP (Jump)8111.38 $$ LOOP (No Jump)4112.75 $$ LSL reg14201.43 $$ LSL mem16211.31 $$ LTR reg17231.35 $$ LTR mem19271.42 $$	LMSW mem	6	13	2.17	$\checkmark$
LOOP (Jump)8111.38 $\checkmark$ LOOP (No Jump)4112.75 $\checkmark$ LSL reg14201.43 $\checkmark$ LSL mem16211.31 $\checkmark$ LTR reg17231.35 $\checkmark$ LTR mem19271.42 $\checkmark$	LODS	5	5	1.00	$\checkmark$
LOOP (No Jump)411 $2.75$ $$ LSL reg14201.43 $$ LSL mem16211.31 $$ LTR reg17231.35 $$ LTR mem19271.42 $$	LOOP (Jump)	8	11	1.38	$\checkmark$
LSL reg   14   20   1.43   √     LSL mem   16   21   1.31   √     LTR reg   17   23   1.35   √     LTR mem   19   27   1.42   √	LOOP (No Jump)	4	11	2.75	$\checkmark$
LSL mem 16 21 1.31 √   LTR reg 17 23 1.35 √   LTR mem 19 27 1.42 √   MOV reg. reg 2 2 100 √	LSL reg	14	20	1.43	$\checkmark$
LTR reg 17 23 1.35 √   LTR mem 19 27 1.42 √   MOV reg. reg 2 2 1.00 √	LSL mem	16	21	1.31	$\checkmark$
LTR mem 19 27 1.42 √   MOV reg. reg 2 2 1.00 √	LTR reg	17	23	1.35	$\checkmark$
	LTR mem	19	27	1.42	$\checkmark$
	MOV reg, reg	2	2	1.00	$\checkmark$
MOV mem, reg 3 2 0.67	MOV mem, reg	3	2	0.67	
MOV reg, immed 2 2 1.00 √	MOV reg, immed	2	2	1.00	$\checkmark$
MOV mem, immed 3 2 0.67	MOV mem, immed	3	2	0.67	
MOV seg_reg, reg (real mode) 2 2 1.00 √	MOV seg_reg, reg (real mode)	2	2	1.00	$\checkmark$
MOV seg_reg, mem (real mode) 5 5 1.00 √	MOV seg_reg, mem (real mode)	5	5	1.00	$\checkmark$
MOV seg_reg, reg (PVAM) 17 18 1.06 √	MOV seg_reg, reg (PVAM)	17	18	1.06	$\checkmark$
MOV seg_reg, mem (PVAM) 19 19 1.00 √	MOV seg_reg, mem (PVAM)	19	19	1.00	$\checkmark$
MOVS 5 7 1.40 √	MOVS	5	7	1.40	$\checkmark$
MUL reg 21 15 0.71	MUL reg	21	15	0.71	
NEG reg 2 2 1.00 √	NEG reg	2	2	1.00	$\checkmark$
NEG mem 7 6 0.86	NEG mem	7	6	0.86	
NOP 3 3 1.00 √	NOP	3	3	1.00	$\checkmark$
NOT reg 2 2 1.00 √	NOT reg	2	2	1.00	$\checkmark$
NOT mem 7 6 0.86	NOT mem	7	6	0.86	
OR reg, reg 2 2 1.00 √	OR reg, reg	2	2	1.00	$\checkmark$
OR mem, reg 7 6 0.86	OR mem, reg	7	6	0.86	
OR reg, immed 3 2 0.67	OR reg, immed	3	2	0.67	1
		7	7	1.00	N
		3	10	3.33	V
001S 5 14 2.80 √		5	14	2.80	V
POP mom 5 5 4 0.80		5	4 5	U.8U 1.00	-1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Э F	ວ 7	1.00	N
POP seg_reg (real mode) 5 / 1.40 √		о 20	1	1.40	N
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	FOF Seg_leg (FVAIVI)	20	21	CU.F	N
		19	24	1.20	N
PUSH reg 5 5 1.00 √		о 3	ວ 2	0.67	V

AN111 Rev 1.00 March 1997



80C286 INSTRUCTION	NUMBER CLOCKS TO EXECUTE ON 80C286	NUMBER CLOCKS TO EXECUTE ON 80386	80386/80C2 86	80C286 FASTER THAN OR EQUAL TO 80386
PUSH mem	5	5	1.00	
PUSH seg_reg	3	2	0.67	
PUSHA	17	18	1.06	$\checkmark$
PUSHF	3	4	1.33	$\checkmark$
RCR or RCL reg, 1	2	9	4.50	$\checkmark$
RCR or RCL mem, 1	7	10	1.43	$\checkmark$
RCR or RCL reg, cl (cl = 4)	9	9	1.00	$\checkmark$
RCR or RCL mem, cl (cl = 4)	12	10	0.83	
RCR or RCL reg, 4	9	9	1.00	$\checkmark$
RCR or RCL mem, 4	12	10	0.83	
ROR or ROL reg, 1	2	3	1.50	$\checkmark$
ROR or ROL mem, 1	7	7	1.00	$\checkmark$
ROR or ROL reg, cl (cl = 4)	9	3	0.33	
ROR or ROL mem, cl (cl = 4)	12	7	0.58	
ROR or ROL reg, 4	9	3	0.33	
ROR or ROL mem, 4	12	7	0.58	
REP INS (cx = 100)	405	613	1.51	$\checkmark$
REP MOVS (cx = 100)	405	405	1.00	$\checkmark$
REP OUTS (cx = 100)	405	1205	2.98	$\checkmark$
REP STOS (cx = 100)	304	505	1.66	$\checkmark$
REP CMPS (cx = 100)	905	905	1.00	$\checkmark$
REPE CMPS (N = 100)	905	905	1.00	$\checkmark$
REPE SCAS (N = 100)	802	805	1.00	$\checkmark$
RET (near)	11	10	0.91	
RET (far real mode)	15	18	1.20	$\checkmark$
RET (far PVAM same privilege)	25	32	1.28	$\checkmark$
RET (far PVAM different privilege)	55	68	1.24	$\checkmark$
SAHF	2	3	1.50	$\checkmark$
SHIFT reg, 1 (SHIFT = SAL, SAR, SHR)	2	3	1.50	$\checkmark$
SHIFT mem, 1	7	7	1.00	$\checkmark$
SHIFT reg, cl (cl = 4)	9	3	0.33	·
SHIFT mem, cl (cl = 4)	12	7	0.58	
SHIFT reg, 4	9	3	0.33	
SHIFT mem, 4	12	7	0.58	
SBB reg, reg	2	2	1.00	$\checkmark$
SBB mem, reg	7	6	0.86	
SBB reg, immed	3	2	0.67	
SBB mem, immed	7	7	1.00	$\checkmark$
SCAS	7	7	1.00	$\checkmark$
SGDT	11	9	0.82	
SIDT	12	9	0.75	
SLDT reg	2	2	1.00	$\checkmark$

AN111 Rev 1.00 March 1997



80C286 INSTRUCTION	NUMBER CLOCKS TO EXECUTE ON 80C286	NUMBER CLOCKS TO EXECUTE ON 80386	80386/80C2 86	80C286 FASTER THAN OR EQUAL TO 80386
SLDT mem	3	2	0.67	
SMSW reg	2	2	1.00	$\checkmark$
SMSW mem	3	2	0.67	
STS	2	2	1.00	$\checkmark$
STD	2	2	1.00	$\checkmark$
STI	2	3	1.50	$\checkmark$
STOS	3	4	1.33	$\checkmark$
STR reg	2	23	11.50	$\checkmark$
STR mem	3	27	9.00	$\checkmark$
SUB reg, reg	2	2	1.00	$\checkmark$
SUB mem, reg	7	6	0.86	
SUB reg, immed	3	2	0.67	
SUB mem, immed	7	7	1.00	$\checkmark$
TEST reg, reg	2	2	1.00	$\checkmark$
TEST mem, reg	6	5	0.83	
TEST reg, immed	3	2	0.67	
TEST mem, immed	6	5	0.83	
VERR reg	14	10	0.71	
VERR mem	16	11	0.69	
VERW reg	14	15	1.07	$\checkmark$
VERW mem	16	16	1.00	$\checkmark$
WAIT	3	6	2.00	$\checkmark$
XCHG reg, reg	3	3	1.00	$\checkmark$
XCHG reg, mem	5	5	1.00	$\checkmark$
XLAT	5	5	1.00	$\checkmark$
XOR reg, reg	2	2	1.00	$\checkmark$
XOR mem, reg	7	6	0.86	
XOR reg, immed	3	2	0.67	
XOR mem, immed	7	7	1.00	$\checkmark$
TOTAL number clocks to execute all instructions	6978	9048		
AVERAGE			1.24	
Number of Instructions faster on 80C286		74		
Number of Instructions equal on both processors		66		
Number of Instructions faster on 80386		50		
Total Number of instructions analyzed		190		



#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard" Computers: office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: industrial robots: etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics oroducts outside of such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Plea e contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## RENESAS

#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Miliboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tei: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germar Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amco Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Unit 1207, Block B, Menara Amcorp, Amcorp Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tei: +822-558-3737, Fax: +822-558-5338