Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

APPLICATION NOTE

RENESAS

78K/I SERIES

8-BIT SINGLE-CHIP MICROCOMPUTER

BASIC GUIDE

μPD78214 SERIES μPD78218A SERIES μPD78224 SERIES μPD78234 SERIES μPD78244 SERIES

> Document No. IEA-1220E (0. D. No. IEA-607E) Date Published December 1993 P Printed in Japan

APPLICATION NOTE



78K/I SERIES

8-BIT SINGLE-CHIP MICROCOMPUTER

BASIC GUIDE

μPD78214 SERIES μPD78218A SERIES μPD78224 SERIES μPD78234 SERIES μPD78244 SERIES

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

Contents Modified or Added in This Edition

Page	Contents
Throughout	Description regarding the uPD78P224 has been deleted.

INTRODUCTION

Target reader:

This application note is designed to provide information regarding the functions of the 78K/II series to the user engineers who design application programs for a system using the 78K/II series products.

78K/II	series products		
-	uPD78214 series	:	uPD78212, uPD78213, uPD78214,
			uPD78P214, uPD78212(A), uPD78213(A),
			uPD78214(A), uPD78P214(A)
	uPD78218A series	:	uPD78217A, uPD78218A, uPD78P218A,
			uPD78218A(A)
-	uPD78224 series	:	uPD78220, uPD78224, uPD78P224
-	uPD78234 series	:	uPD78233, uPD78234, uPD78237, uPD78238,
			uPD78P238, uPD78234(A), uPD78238(A)
-	uPD78244 series	:	uPD78243, uPD78244

Objective:

This application note is designed to provide information regarding the basic functions of the 78K/II series to the users. Application program examples are provided to enhance the user's understanding. However, it must be noted that the programs and hardware configurations shown in this application note are just examples and not intended to be used for commercial productions.

Configuration:

This application note is configured as follows:

- Outline
- Software Part
- Hardware Program examples

The following application notes are also provided separately:

- Application Part (IEA-700)
- Floating Point Operatin Program Part (IEA-686)

How to read:

Unless otherwise specifically noted, the contents of this application note are targeted for all of the 78K/II series products. The index is used to indicate whether or not there is any difference.

o How to read the index:

Can be used as is.

Some portion can be used, and some other portion cannot be used.

None : Cannot be used as is.

Refer to the text for details.

- For examples:

 \rightarrow Read according to the table of contents.

- To find out how to use instructions: \rightarrow Read according to the table of contents.
- For examples of how to use internal hardware:
 → Read cover to cover for all examples, or refer to the table of contents or Appendix B to see a certain product.
- For the application examples for a certain product: \rightarrow Refer to Appendix B
- For an example for a certain application example:
 → Refer to both the table of contents and Appendix B.

Quality grade:

The uPD78212(A), uPD78213(A), uPD78214(A) and uPD78P214(A) are "special" quality grade versions of the uPD78212, uPD78213, uPD78214 and uPD78P214 respectively. The uPD78218A(A) is "Special" quality grade versions of the uPD78218A. The uPD78234(A) and uPD78238(A) are also "special" quality grade versions of the uPD78234 and uPD78238, respectively.

The examples shown in this application note are designed for "standard" quality versions for general electronics equipment. When using an example shown in this application note for an application requiring "special" quality grade, the actually used components and circuits must be evaluated for the quality grade.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) publoished by NEC Corporation to know the quality grade specification on the devices and its recommended applicatins.

Applications:

o Standard grade

o Special grade

- Printers
- Cameras

- Fuel control, etc.

- Automotive electronics

- Typewriters
- PPCs
- Electronic musical instruments
- Air conditioners, etc.

Examples:

Significance in data expression

: The left-most side is the most significant digit, and the right-most side is the least significant digit.


Active low indication : \overline{xxx} (a line is placed on the signal name)

Note: Explanation of contents noted in the text.

Notes: Contents which require attention.

Remarks: Complementary description of the contents.

Numeric expression: Binary xxxx or xxxxB Decimal xxxx Hexadecimal xxxxH



Register expression

never write any combination of code noted as "Not allowed" in register expression in the text.

```
Confusing characters: 0 (zero), 0 (oh)
: 1 (one), 1 (el), I (ai)
```

Related documents:

o List of common documents

Document name		Document number
Users Manual Instruction Part		I EU-754
SBI User's Manual		IEM-5040
	Fundamentals	This Application Note
Application Note	Application Part	IEA-700
	Floating Point Operation Program Part	IEA-686
Selection Guide		IF-304
Development Tool Selection Guide		EF-231
Instruction Reference Table		IEM-5101
Instruction Set		IEM-5102

o Individual documents

uPD78214 series

Product name Document name	uPD 782 12	uPD78213	uPD78214	uPD78P214
Brochure		IB-	5036	
Data Sheet	IC-8149	IC-	7649	IC-7732
User's Manual Hardware Part		I EM-	5119	
Mode Register Reference Table		I EM-	5100	

Product name Document name	uPD78212(A)	uPD78213(A)	uPD78214(A)	uPD78P214(A)
Data Sheet	IC-8147	IC-8	234	IC-8589
User's Manual Hardware Part		I EM-	5119	
Mode Register Reference Table		I EM-	5100	

uPD78218A series

Product name Document name	uPD78217A	uPD78218A	uPD78P218A	uPD78218A(A)
Brochure		Ι	F-288	
Data Sheet	IC-8132	IC-8131	IC-8133	[C-8685
User's Manual Hardware Part		ΙE	U-755	
Special function Register Reference Table	I EM-5532			

uPD78224 series

Product name Document name	uPD 7822 0	uPD78224	uPD78P224
Brochure		IB-5011	
Data Sheet	IC-5	457	IC-7757
User's Manual Hardware Part		IEM-5019	
Special function Register Reference Table		IEM-999	

uPD78234 series

Product name Document name	uPD 78233	uPD78234	uPD78237	uPD78238	uPD78P238
Brochure			IF-207		
Data Sheet	IC-	7902	IC-8348	IC-8028	IC-8030
User's Manual Hardware Part			IEU-718		
Special function Register Reference Table			IEM-5515		

Product name Document name	uPD78234(A)	uPD78238(A)
Brochure	-	
Data Sheet	IC-8146	IC-8727
User's Manual Hardware Part	I EU-	718
Special function Register Reference Table	_	

uPD78244 series

Product name Document name	uPD78243	uPD78244
Brochure	I F-2	14
Data Sheet	IC-8355	IC-8070
User's Manual Hardware Part	I EU-	747
Special function Register Reference Table	I EM-	5528

Table of Contents

CHAPTER 1 OVERVIEW		1
1.1 Organization of This Applicatio	n Note 1-	1
1.1.1 Legend for discussion on sof 1.1.2 Legend for discussion on har		
1.2 Use of Application Programs		5
1.3 Features of 78K/II Series Produ	cts 1-	6
CHAPTER 2 SOFTWARE PART		1
2.1 Binary Operations		2
 2.1.1 Binary addition 2.1.2 Binary subtraction 2.1.3 Binary multiplication 2.1.4 Binary division 	· · · · · · · · · · · · · · · · · · 2 - · · 2 - ·	7 11
2.2 Decimal Operations		26
2.2.1Decimal addition2.2.2Decimal subtraction2.2.3Decimal multiplication2.2.4Decimal division	2-3 2-3 2-3	34 37
2.3 Shift Processing		50
 2.3.1 Shifting N-byte data to righ 2.3.2 Shifting N-byte data to left 2.3.3 Shifting N-digit data 1 digi 2.3.4 Shifting N-digit data 1 digi 	t to right 2-1	52 54
2.4 Data Conversion Processing		58
 2.4.1 Conversion from hexadecimal decimal (BCD) 2.4.2 Conversion from decimal (BCD) 		58
hexadecimal (HEX) 2.4.3 Converting ASCII into hexade 2.4.4 Converting hexadecimal (HEX)		66
2.5 Data Processing		72
2.5.1Sorting dataSorting data2.5.2Searching dataSearching data		

CHAPTER 3	TIMER/COUNTER PROGRAM EXAMPLES	3-1
3.13.23.33.43.5	Internal Interval Timer Programmable Rectangular Pulse Output Free-running Interval Timer PWM/PPG Output Software Triggered One-shot	3-4 3-22 3-33 3-61
3.6	Pulse Output Pulse Cycle Measurement	
CHAPTER 4	PWM OUTPUT UNIT PROGRAM EXAMPLE (uPD78234)	4-1
CHAPTER 5	ASYNCHRONOUS SERIAL INERFACE PROGRAM EXAMPLES	5-1
5.1 5.2 5.3	Operation Outline Program Description Mode Register Setting Example	5-2 5-4 5-6
CHAPTER 6	THREE-LINE SERIAL INTERFACE	6-1
CHAPTER 7	INTERRUPT PROCESSING PROGRAM EXAMPLES	7-1
7.1 7.2	UART Reception Processing Parallel Data Input in Synchronization	7-1
7.3	with External Interrupt Request Open Loop Control for Stepping	7-13
7.4	Motor (1) Open Loop Control for Stepping Motor (2)	7-28 7-43
CHAPTER 8	A/D CONVERTER PROGRAM EXAMPLES (uPD78214)	8-1
CHAPTER 9	COMPARATER PROGRAM EXAMPLE (uPD78224)	9-1
CHAPTER 10	EEPROM PROGRAM EXAMPLE (uPD78244)	10-1
10.1 10.2	Operation Outline Program Example	10-1 10-4
APPENDIX A	NOTES ON 78K/II SERIES PROGRAMMING	A-1
A.1	Notes on Vector Interrupt Processing	A-1
A.2	Notes on Accessing External Expansion Data Memory for uPD7821x and uPD7822x	A-5
A.3	Notes on Accessing Port O and Real-Time Output Port	A-6

APPENDIX B RA78K/II	B - 1
B.1 File Provided with RA78K/II	B-1
B.1.1SFRBIT.DEFB.1.2INTMS.DEF	B-3 B-3
B.2 Register Bank Area Assuring Method	B - 4
B.2.1PreparationB.2.2How to use	B-4 B-8
B.3 How to Use 1M-byte Extension Data Memory Space	B-10
APPENDIX C LIST OF 78K/II SERIES PRODUCTS	C-1
APPENDIX D CORRESPONDENCE FOR PROGRAMS, DEVICES AND INTERNAL PERIPHERAL HARDWARE	D-1

List of Figures

Fig. No.	Title	Page
1 - 1	Clock Oscillation Circuit	1-5
1-2	Peripheral Hardware Correlation Diagram	1-7
2 - 1	Binary Representation	2-2
2 - 2	Decimal Representation	2-26
3-1	Interval Timer Generating INTCO1 Interrupt	
	Request	3-4
3-2	Timing Chart	3 - 5
3-3	Interval Timer Generating Interrupt	
	Request INTC21	3-12
3-4	Timing Chart	3-12
3-5	Rectangular Pulse Output from TO1 Pin	3-22
3-6	Timing Chart	3-23
3-7	Timer Outputs from TOO/TO1 Pins	3-33
3-8	Timing Chart for Outputting Timer from	
	T00/T01 Pins	3-34
3-9	Timer Outputs from TO2/TO3 Pins	3-46
3-10	Timing Charts for Outputting Timer from	
	TO2/TO3 Pins	3-47
3-11	PWM Output from TOO Pin	3-61
3-12	Timing Chart for Outputting PWM from	
	TOO Pin	3-62
3-13	PWM Output from TO2 Pin	3-74
3-14	Timing Chart for Outputting PWM from	
	PO2 Pin	3-75
3-15	PPG Output from TOO Pin	3-89
3-16	Timing Chart for Outputting PPG from	
	TOO Pin	3-90
3-17	PPG Output Timing (TMO)	3-100
3-18	PPG Output from TO2 Pin	3-104
3-19	Timing Chart for Outputting PPG from	
	TO2 Pin	3-105

Fig. No.

Title

3-20	PPG Output Timing (TM2)	3-117
3-21	Typical Example of Outputting One-Shot Pulse	
	from TOO Pin	3-121
3-22	Pulse Cycle Measurement	3-134
3-23	Timing Chart	3-134
4-1	Timing Chart for Outputting PWM from	
	PWMO Pin	4-1
4-2	PWM Output Function Block Diagram	4-2
5-1	Connection of $78K/II$ Series and MD-910TM	5-2
6-1	Connection uPD78214 to uPD78224	6-1
6 - 2	Timing Chart (Viewed from master)	6 - 2
7-1	Memory Mapping when Macro Service is Used	
	(UART Reception Processing)	7-3
7-2	Memory Mapping when Macro Service is Used	
	(Parallel Data Input)	7-14
7-3	Memory Mapping for Open Loop Control of	
	Stepping Motor	7-29
7-4	Memory Map for Macro Service	
	(when MSC = 16 bits)	7-44
7-5	Automatic Addition Mode Timing Chart	
	(Single Phase Energization)	7-46
8-1	Memory Mapping for A/D Converter Program	
	Example	8-2
9-1	A/D Conversion by Port T	9-2
10-1	Timing Chart for Writing to EEPROM	10-2
A-1	Program Status Word	A-2
A-2	Relation between Vector Interrupt and PSW	A-3
B-1	Memory Space Use Example	B-10

List of Tables

Table No.	
-----------	--

Title

Page

3-1	uPD78214 Series Timer/Counter Functions	
	and Types	3-1
3-2	Timer/Counter Functions and Types	
	in uPD78218A Series, uPD78234 Series,	
	uPD78244 Series	3-2
3-3	uPD78224 Series Timer/Counter Functions	
	and Types	3-3
3-4	Work Area Used by PWM Output Program	
	by TMO	3-63
3-5	Work Area Used for PWM Output Program	
	by TM2	3-76
3-6	Work Area Used by PPG Output Program	
	by TMO	3-91
3-7	Work Area Used by PPG Output Program	
	by TM2	3-106
5-1	78K/II UART Baud Rate Setting Method	5-1
5 - 2	UART Program Example Specifications	5-2
5-3	Work Area Used by UART Program Example	5-3
5-4	Flags Used by UART Program Example	5-4
6 - 1	Work Areas for Three-Line Serial Interface	
	Program (Master)	6-2
6 - 2	Flags for Three-Line Serial Interface	
	Program (Master)	6-2
6-3	Work Areas for Three-Line Serial Interface	
	Program (Slave)	6-3
6 - 4	Flags for Three-Line Serial Interface	
	Program (Slave)	6-3
7-1	Interrupt Processing for 78K/II Series	7-1
7-2	RAM Areas Used for Macro Service	
	(MSC=16 bits)	7-49
10-1	RAM Areas used for EEPROM Program Example	10-6
10-2	Input Parameters for EEPROM	
	Program Example	10-6

,

10-3	Register Used for EEPROM Program	10-7
B-1 B-2	Segment Name and Allocation Location Memory Area Definition	
B-3	Sement Allocation	
C-1	List of 78K/II Series Products	C-2

CHAPTER 1 OVERVIEW

1.1 Organization of This Application Note

This Application Note contains the following items of information:

(1) Software

Chapter 2 of this Application Note presents software examples. The registers and memory areas to be used, input and output conditions, processing sequence, the number of steps required, flowchart, and program list for each application example are also presented.

(2) Hardware program examples

Chapters 3 through 10 discuss hardware examples. This chapter presents discussions on the operation, program, mode registers, input/output parameters, and registers to be used for each application example, along with the program example, flowchart, and program list necessary for the example.

1.1.1 Legend for discussion on software part

In Chapter 2, many software application examples are presented. Each example in this chapter includes these items of information:

(1) Registers

Under the heading "Registers", the registers used for the example program are presented. If the contents of the registers already used should not be destroyed, save the register contents to stack by executing the PUSH instruction, etc., before calling the example program.

(2) Memory

How the memory is to be used is indicated under this heading. Note that, when the example program has been executed, the memory work area contents become undefined.

(3) Input conditions

The input conditions necessary for using the example program are shown under this heading.

(4) Output conditions

The data or information, output as a result of executing the example program, are shown under this heading.

(5) Processing sequence

Under this heading, how the example program is executed is discussed in detail. A flowchart and a program list are also presented, along with an example program. Read the discussion under this heading while referring to the flowchart and program list.

(6) Number of steps

Since the example programs are presented as subroutines, they are linked with the main routine by using the LK78K2 linker for the RA78K/2 relocatable assembler. Therefore, each example program ends with the RET instruction. The number of steps presented under this heading includes this RET instruction.

(7) Program list

All the example programs presented under this heading are source programs. The addresses at which each example program is to be located differ, depending on the conditions under which the program has been linked.

1.1.2 Legend for discussion on hardware program examples

Chapter 3 presents application examples for hardware devices. Each example consists of the following items of information:

(1) Operation

Under the heading "Operation", the operation to be executed by the hardware device in question is presented. Occasionally, a blockdiagram of the hardware device is also shown.

(2) Program

Under this heading, the program processing sequence, the setting of the necessary mode registers and memory are indicated.

(3) Mode register setting example

Mode register setting examples are shown under this heading.

(4) Input/Output parameters

These parameters are given or output when the hardware device is to be operated. Many programs are shown as relocatable programs. Therefore, those programs must be defined by the EQU directive in the user program and then declared to be public.

(5) Registers

Under the heading "Registers", the registers used for the example program are presented. If the contents of registers already used should not be destroyed, save the register contents to stack by executing the PUSH instruction, etc., before calling the example program.

(6) Program example

An example program for operating the hardware device is given.


(7) Program list

All the example programs presented under this heading are source programs. The addresses at which each example program is to be located differ, depending on the conditions under which the program has been linked.

1.2 Use of Application Programs

Basically, execute the application programs as described. Some application programs are used to call other application programs. These programs must be linked by using a linker. Some programs may require a work area. To use these programs, reserve a memory area described and accomplish public declaration. Internal hardware devices for the microcomputers covered in this Application Note are dependent on the internal system clock for their operations. The 78K/II series products divide the frequency of the externally supplied clock (f_{XX} or f_X) by two to produce the internal system clock (f_{CLK}) , as illustrated i n Fig. 1-1.

Fig. 1-1 Clock Oscillation Circuit



Remarks:

 f_{XX} : Crystal/ceramic oscillation frequency f_X : External clock frequency f_{CLK} : Internal system clock frequency (= $1/2f_{XX}$ or $1/2f_X$)

Note that the system clock is represented as \mathbf{f}_{CLK} throughout this Application Note.


1.3 Features of 78K/II Series Products

The 78K/II series microcomputers are 78K series 8-bit single-chip microcomputers. Each of the 78K/II series microcomputers contains a high-performance 8-bit CPU, ROM, RAM, and abundant peripheral hardware in the chip.

The instruction set for the 78K/II series microcomputers includes abundant instruction, such as 16-bit operation instruction, multiplication/division instruction, and bit manipulation instructions. The data address space can be extended up to 1M bytes so that a large amount of data can be accommodated.

In addition, for OA application, the 78K/II series microcomputers are provided with peripheral hardware data transfer processing function. The real-time output port, which is effective for stepping motor control, is also provided.

The 78K/II series microcomputers are further divided into five sub-series (uPD78214 series, uPD78218A series, uPD78224 series, uPD78234 series, and uPD78244 series). Therefore, a suitable series can be selected for a desired application. The same CPU used in these series. Only the hardware is different. is Therefore, the instruction set is common to all of these series, that programs which control individual peripheral hardware S O units can mostly be commonly used (refer to Fig. 1-2). Within the sub series, only the internal memory sizes are different.



Macro service

A/D

Real-time

output pori

Edge detection

Comparator

CSI

UART

Fig. 1-2 Peripheral Hardware Correlation Diagram

CHAPTER 2 SOFTWARE PART


In the Software Part, operation results and numeric data are allocated on the RAM by the program. The program example shown below presents an example of how to assure the area availability.

	PUBLIC PUBLIC	BMLCND, BMLIER, B DVISOR, DEND, DRM DMLCND, DMLIER, D DIVSOR, DIVIND, R ERROR	IND RS	LT	, , , , ,	Binary multiplication Binary division Decimal multiplication Decimal division Error processing
	PUBLIC PUBLIC				• • •	Sign flag Carry data
SFLAG	BSEG DBIT		;	Sign	fl	ag
SOFT_D1 CARRY:		SADDR 1 •	.,	Carry	′ d	ata
•	Data a ******* DSEG DS DS	****************** rea ****************	**:	*****	***	
DVISOR: DEND: DRMND:	DS	4 4 4	;	Binar	·у	division area
DMLCND: DMLIER: DRSLT:	DS	4 4 8	;	Decim	al	multiplication area
DIVSOR: DIVIND: RMIND:		4 4 4	;	Decim	al	division area
	CSEG					
ERROR:			;	Write	e	error processing

2.1 Binary Operations

The most significant bit is a sign bit with a numeric value represented by the other bits. Negative numbers are represented in the 2s complement system.

Fig. 2-1 Binary Representation




In binary operations, numeric values are located in the memory, both before and after the operations.

2.1.1 Binary addition

$$32 \text{ bits} \leftarrow 32 \text{ bits} + 32 \text{ bits}$$

(1) Memory



(2) Registers

A, C, DE, HL

(3) Input conditions

As indicated in (1), the contents of HL, DE registers are set as follows.


- . The lowest address in the memory area, where the 32-bit augend is stored, should be loaded to register HL.
- . The lowest address in the area, where the 32-bit addend is stored, should be loaded to register DE.
- Remarks: Addition of data of other than 4 bytes (32 bits) can also be executed by changing the BYTNUM value in the program.
- (4) Output conditions

The result of the operation is stored in the memory areas (HL, HL + 1, HL + 2, and HL + 3) indicated in (1).

- (5) Processing sequence
 - (a) 4 is set in the byte counter (register C).
 - (b) The carry flag is cleared to 0 in advance.
 - (c) One byte of data, indicated by the addend register (register DE), is read into register A, and the contents of the addend register are then incremented.
 - (d) One byte of data indicated by the augend register (register HL) is added with carry to the register A contents.
 - (e) The register A value is stored in a memory location indicated by the addend register. The addend register contents are then incremented.

- (f) The byte counter contents are decremented. Steps (a)
 to (e) above are repeated until the byte counter
 contents are decremented to zero.
- (6) Number of steps

7



```
NAME BFXADR
```

;*	binary addition	*
;*	32 bit <- 32 bit + 32 bit	*
;*	input condition	*
;*	HL-register <- augnend top.address	*
;*	DE-register <- addend top.address	*
*	output condition	*
*	result <- (HL,HL+1,HL+2,HL+3)	*


PUBLIC BFXADD

	100010	DI ARDD
BYTNUM	EQU	4
, BFXADD:	CSEG	
BFXAD1:	MOV	C,#BYTNUM
	CLR1	СҮ
BFXAD2:	MOV ADDC MOV DBNZ	A,[DE+] A,[HL] [HL+],A C,\$BFXAD2
•	RET	
,		

END

32 bits
$$\leftarrow$$
 32 bits $-$ 32 bits

(1) Memory



(2) Registers

A, C, DE, HL

(3) Input conditions

As indicated in (1), the contents of registers HL and DE are set as follows.

- . The lowest address in the memory area, where the 32-bit minuend is stored, should be loaded to register HL.
- . The lowest address in the area, where the 32-bit subtrahend is stored, should be loaded to register DE.
- Remarks: Subtraction of data of other than 4 bytes (32 bits) can also be executed by changing the BYTNUM value in the program.
- (4) Output conditions

The operation result is stored in the memory areas (HL, HL + 1, HL + 2, and HL + 3) indicated in (1).


(5) Processing sequence

- (a) 4 is set in the byte counter (register C).
- (b) The carry flag is cleared to 0 in advance.
- (c) One byte of data, indicated by the minuend register (register DE), is read into register A.
- (d) One byte of data, indicated by the subtrahend register (register HL), is subtracted with carry from the register A contents. After that, the subtrahend register (register DE) contents are incremented.
- (e) The register A value is stored in a memory location indicated by the minuend register. The subtrahend register contents are then incremented.
- (f) The byte counter contents are decremented. Steps (a)
 to (e) above are repeated until the byte counter
 contents are decremented to zero.

(6) Number of steps

7

(7) Flowchart



NAME BFXSBR

, , , , , , , , , , , , , , , , , , ,	binary 32 input output	<pre>************************************</pre>	* * * * * *
	PUBLIC	BFXSUB	
, BYTNUM	EQU	4	
3	CSEG		
BFXSUB:	ИОИ	0 4 0.07000	
BFXSU1:	MOV	C,#BYTNUM	
BFXSU2:	CLR1	СҮ	
DI X302 (MOV SUBC MOV DBNZ	A,[HL] A,[DE+] [HL+],A C,\$BFXSU2	
	RET [.]		
,	END		

2.1.3 Binary multiplication

64 bits
$$\leftarrow$$
 32 bits x 32 bits

(1) Memory

		MSB			LSB	
		BMLCND +3	BMLCND +2	BMLCND +1	BMLCND +0	Multiplicand area
	S	† Sign bit (C): positi	ve, 1: ne	gative)	
		BMLIER +3	BMLIER +2	BMLIER +1	BMLIER +0	Multiplier area
		MSB			LSB	•
Sign bit (0: po. ↓	sitive, 1:	negative)				
BRSLT +7	BRSLT +4	BRSLT +3	BRSLT +2	BRSLT +1	BRSLT +0	Result area
MSB					LSB	

(2) Registers

X, A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the 32-bit multiplicand and multiplier are stored in the following areas:

Multiplicand: BMLCND, BMLCND + 1, BMLCND + 2, BMLCND + 3
Multiplier : BMLIER, BMLIER + 1, BMLIER + 2, BMLIER + 3

(4) Output conditions

The operation result is stored in the result areas indicated in (1) (BRSLT, BRSLT + 1, ..., BRSLT + 7).

(5) Processing sequence


Since the multiplication instruction for 78K/II is used, the processing is analogous to hand calculation.


- (a) The result area is cleared to 0.
- (b) The absolute values of the multiplier and multiplicand are taken. If the sign of the multiplier is different from that of the multiplicand, the sign flag (user flag) is set to 1; if the signs are the same, the sign flag is cleared to 0.
- (c) The first address for the result area is set in register HL.
- (d) 0 is set as an initial value in the multiplier digit pointer (register DE) and loop counter (register B and C).
- (e) One byte of multiplicand, indicated by (BMLCND + register B), is read into register X.
- (f) One byte of multiplier, indicated by (BMLIER + register DE), is read into register A. The register A contents are then multiplied by the register X contents, and the result is added to the result area (register HL) contents.
- (g) If a carry has been generated as a result of (f), the carry is processed. However, overflow from area BRSLT + 7 is ignored.
- (h) The loop counter (register B) contents are incremented.
- (i) The BRSLT + B + C value is loaded to the multiplication result pointer (register HL).
- (j) The register B value is tested to see whether or not multiplication of four digits of data has been completed. If the register B value is less than 4, steps (e) to (i) above are repeated.
- (k) 0 is set in the loop counter (register B) again, and the contents of the multiplicand pointer (register DE) and loop counter (register C) are incremented.


- (1) The BRSLT + C value is loaded to the multiplication result pointer.
- (m) The register C value is tested to see whether or not multiplication of four digits of data has been completed. If the register C value is less than 4, steps (e) to (m) above are repeated.
- (n) If the sign flag is 1, the 2s complement for the above multiplication result is taken, which is regarded as the real result of the multiplication.
- (6) Number of steps


BFMUL: 59 RCLR : 5 COMPL: 14

(7) Flowchart









(8) Program list NAME BFMULR

binary multiplication * ;* * ;* input condition multiplicand <- (BMLCND+3,..., BMLCND) * ;* * ;* multiplier <- (BMLIER+3,...,BMLIER) * ;* output condition * result <- (BRSLT+7, BRSLT+6..., BRSLT) ;* PUBLIC BFMUL BMLCND, BMLIER, BRSLT EXTRN RCLR, RCLR1, COMPL, COMP1 EXTRN EXTBIT SFLAG ; sign-flag BYTNUM EQU 4 ; value length ; CSEG BFMUL: *** result area O-clear *** ; ; C, #8 ; set area length MOY ; HL-reg. <- BRSLT MOV₩ DE, #BRSLT ! RCLR1 ; clear subroutine CALL • , • , • , *** compliment convert *** ; sign-flag <- 0 SFLAG CLR1 ; HL-reg. <- BMLCND HL, #BMLCND MOV₩ MOV A, [HL+3] check sign BF A.7, \$BFMUL1 ; if data<O goto BFMUL1 !COMPL ; complement subroutine CALL NOT 1 SFLAG ; not sign-flag BFMUL1: ; HL-reg. <- BMLIER MOVW HL, #BMLIER MOV A.[HL+3] BF A.7,\$BFMUL2 ; complement subroutine CALL !COMPL NOT 1 SFLAG ; not sign-flag · , , , *** set multiplication counter *** BFMUL2: MOVW HL, #BRSLT ; result top address MOVW DE.#0 ; sub pointer_l MOVW BC,#0 ; loop counter_1,2 *** binary multiplication process *** BFMUL3: MOV ; read base value A.BMLCNDFB7 MOV X.A ; read multiplier MOV A, BMLIER[DE] MULU Х A,X XCH A,[HL] ; write result ADD MOV [HL+], A 2 - 16


```
MOV A,X
```

BFMUL4:	ADDC MOV BNC MOVW CMPW BZ MOV SET 1 BR	A,[HL] [HL+],A \$BFMUL5 AX,HL AX,#BRSLT+8 \$BFMUL5 A,#O CY BFMUL4		check end of value multiplication carry
BFMUL5:	INC MOV ADD MOV ADDW MOVW MOV CMP BNZ	B X, B X, C A, #O AX, #BRSLT HL, AX A, #BYTNUM B, A \$BFMUL3	• •	increment loop counter_1 next result pointer check loop counter 1
	MOV INCW MOV MOV ADDW MOVW MOV CMP BNZ	B,#0 DE C X,C A,#0 AX,#BRSLT HL,AX A,#BYTNUM C,A \$BFMUL3	, ,	increment sub pointer increment loop counter_2 next result pointer check loop counter_2
BFMUL6:	BT RET	SFLAG,\$BFMUL6	;	if sflag=1 complement convert
	MOV MOVW CALL RET	C,#8 HL,#BRSLT !COMP1		
	END			


NAME CLR

;* 0-clear process * ;* input condition * ;* DE-register <- O-clear start address * ;* * PUBLIC RCLR, RCLR1, RCLR2 PUBLIC COMPL, COMP1 BYTNUM EQU 4 ; CSEG RCLR: MOV C, #BYTNUM ; C-register <- 4 RCLR1: MOV A,#O ; Acc <- 0 RCLR2: MOV [DE+],A DBNZ C, \$RCLR2 RET ; ;* complement convert subroutine * ;* input condition * ;* HL-register <- complement top.address * ;* output condition * ;* (HL+3,HL+2,...,HL) <- convert data * ;* ж CSEG COMPL: MOV C, #BYTNUM COMP1: PUSH HL ; save HL-register MOV B,C COMP2: MOV A,#OFFH XOR A,[HL] MOV [HL+],A DBNZ C, \$COMP2 SET 1 СҮ POP ΗL COMP3: MOV A,#O ADDC A,[HL] MOV [HL+],A DBNZ B, \$COMP3 RET ; END

2.1.4 Binary division



(1) Memory



(2) Registers

X, A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the 32-bit dividend and divisor are respectively stored in the following areas:

. Dividend: DEND, DEND + 1, DEND + 2, DEND + 3 . Divisor : DVISOR, DVISOR + 1, DVISOR + 2, DVISOR + 3

(4) Output conditions

The quotient and remainder are stored in the following areas:

2-19

The quotient is stored in the quotient areas indicated in (1):

DEND, DEND + 1, DEND + 2, DEND + 3

. The remainder is stored in the remainder areas indicated in (1):

DRMND, DRMND + 1, DRMND + 2, DRMND + 3

(5) Processing sequence

In the division program shown in this section, the dividend (DEND to DEND + 3) and remainder (DRMND to DRMND + 3)are stored in an area consisting of contiguous 8 bytes. One digit (4 bits) of the dividend and remainder is shifted to the left to transfer the highest digit of the dividend to the lowest area of the remainder. Consequently, the quotient, starting from the highest digit, is stored to the lowest area of the dividend on a digit-by-digit basis. The number of digits of the quotient is the same as the number of times the divisor is subtracted from the remainder until the subtraction result becomes negative. The processing is indicated in the following sequence:

- (a) The divisor is checked to see whether it is 0; if the divisor is 0, execution branches to an error processing routine.
- (b) The remainder area is cleared to 0.
- (c) The absolute values for the dividend and divisor are computed. Bit 0 of register X serves as a quotient sign flag, while bit 1 of register X is used as a remainder sign flag. If either of the dividend and divisor is negative, the quotient sign flag is set to 1.

If the dividend is negative, the remainder sign flag is set to 1.

(d) As the number of bytes for the dividend, 8 is set in register B.


- (e) The quotient and remainder area, which consists of contiguous 8 bytes, is shifted 4 bits to the left.
- (f) The divisor is subtracted from the remainder and the result is regarded as the real remainder. If the result is negative, however, execution jumps to (h).
- (g) The quotient (DEND) contents are incremented, and execution jumps to (e).
- (h) Because the divisor has been subtracted from the remainder too many times, the divisor is added back to the remainder to obtain the real remainder.
- (i) The register B contents are decremented. Steps (e) to(h) above are repeated until the register contents are decremented to 0.
- (j) The quotient sign flag is checked. If it is found to be set to 1, the 2s complement for the quotient is calculated.

The remainder sign flag is checked, and if it is found to be set to 1, the 2s complement of the remainder is calculated.

(6) Number of steps

48

2-21



2-22


(8) Program list NAME BFDIVR


;*****			**	*****				
;*	binar	y division	10	* 2. hit. *				
;*								
;* ;*	Inba	t condition * dividend <- (DEND+3,,DEND) *						
,^ ;*			divisor <- (DVISOR+3,,DVISOR) *					
;*	outp	ut condition		*				
;*	0401	quotient <- (DE	END	+3,,DEND) *				
;*		remainder <- (DF	RWN	D+3,,DRMND) *				
;*****			(**	*****				
	EXTRN EXTRN	C BFDIV BFXADD, BFXSUB RCLR, COMPL, BCDL DEND, DVISOR, DRM	.S, IND	ERROR				
; SF_REM SF_QUO	EQU	X.0						
BYTNUM	EQU EQU	X.1 4						
3	CSEG							
BFDIV:								
; ; ;	****	check / divisor =	: 0	? ****				
3	MOV	C,#BYTNUM	;	C-register <- 4				
	MOV	A,#O	;	Acc <- O HL <- DVISOR				
	MOVW	HL,#DVISOR	;	HL <- DVISOR				
BFDIV1:	CMP	A,[HL+]						
			:	[HL] = 0 ?				
		C,\$BFDIV1	,	2				
•								
•	****	divisor = 0 ****	ć					
,	BR	ERROR	;	OVER FLOW				
, , ,	****	quotient O-clear	*:	***				
, , ,								
BFD[V2:	MOVW	DE,#DRMND		DE-register <- DRMND				
	CALL	! RCLR	,	DE TEGISCEI · DIMMD				
•	011111							
• •	****	complement conver	t	****				
,	CLR1	SF_REM	;	clear remainder sign-flag				
	CLR1	SF_QUO		clear quotient sign-flag				
	MOVW	HL, #DEND	;	HL-register <- DEND				
	MOV BF	A,[HL+3] A.7,\$BFDIV3						
	CALL	A. 7, SDFDTVS !COMPL	:	complement subroutine				
	SET 1	SF_REM	, ,	set remainder sign-flag				
	NOT 1	SF_QUO	;	not quotient sign-flag				

BFD1V3: MOVW HL, #DVISOR ; HL-register <- DVISOR MOV A,[HL+3] BF A.7, \$BFDIV4 ; complement subroutine CALL !COMPL SF_QUO ; not quotient sign-flag NOT 1 , , , **** byte counter set **** BFDIV4: MOV B,#8 ; B-register <- 8 **** dividend, remainder 1-byte left shift **** BFDIV5: MOVW HL, #DEND ; HL <- DEND MOV C,#8 ; C-register <- 8 **!BCDLS** CALL , , **** subtract divisor from dividend **** BFDIV6: ; DE <- DVISOR MOVW DE, #DVISOR MOVW HL, #DRMND ; HL <- DRMND CALL **!BFXSUB** DECW HL ; decrement HL MOV A,[HL] BT A.7, \$BFDIV7 ; if borrow MOV A,#1 ; Acc <- 1 HL,#DEND MOVW ADD A, [HL]; increment DEND MOV [HL],A BR BFDIV6 **** if borrow divisor + dividend **** BFDIV7: MOVW DE, #DVISOR ; DE <- DVISOR ; HL <- DRMND MOVW HL, #DRMND **!BFXADD** CALL

• 5 • 7	****	check / division end ?	****
,	DBNZ	B,\$BFDIV5	
BFDIV8:	BF Mov₩ Call	SF_REM,\$BFDIV8 HL,#DRMND !COMPL	
	BF MOVW CALL	SF_QUO,\$BFDIV9 HL,#DEND !COMPL	
BFD1V9:	RET		
,	END		

The most significant bit is a sign bit with a numeric value represented by the other bits. Decimal numbers are represented as BCD codes.






In decimal operations, numeric values are located in the memory, both before and after the operations.

2.2.1 Decimal addition

(1) Memory



(2) Registers

A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the contents of registers HL and DE are set as follows.

- . The lowest address in the memory area, where the 8-digit (4-byte) augend is stored, should be loaded to register HL.
- . The lowest address in the area, where 8-digit (4-byte) addend is stored, should be loaded to register DE.
- (4) Output conditions

The operation result is stored in the result area indicated in (1). However, the contents of HL register is damaged. If an overflow or underflow occurs, execution branches to an error processing routine.

- Note: The numeric values that can be operated must be in a -79999999 to 79999999 range.
- (5) Processing sequence

This addition program executes addition, if both the augend and addend have the same sign. If the augend sign differs from the addend sign, the program executes subtraction. The processing is indicated in the following sequence:

- (a) The number of bytes for decimal addition is set in register C.
 The contents of this register minus 1 (C 1) are set in register B, as the number of bytes for decimal addition without sign.
- (b) If the signs of the augend and addend differ from each other, execution jumps to (o).
- (c) The carry flag and sign flag are cleared to 0.
- (d) A 1 byte of augend, indicated by the augend address, is read into register A.


- (e) A 1 byte of addend, indicated by the addend address, is added with carry to the register A contents, and the addend address is incremented. The addition result is adjusted for decimal and is stored in a memory location indicated by the augend address. After that, the augend address is incremented.
- (f) The register B contents are decremented. Steps (d) to(e) above are repeated until the register contents are decremented to 0.
- (g) A 1 byte of augend, indicated by the augend address, is read into register A.
- (h) A 1 byte of addend, indicated by the addend address, is added with carry to the register A contents.
- (i) If the carry flag is 0, execution jumps to (k).
- (j) The sign flag is set to 1 and the carry flag is cleared to 0.
- (k) The register A contents are adjusted for decimal.
- (1) If an overflow has occurred, the carry flag or bit 7 for register A is set to 1. If either of these bits is
 1, execution jumps to an error processing routine.
- (m) If the sign flag is 1, bit 7 of register A is set to 1.
- (n) The register A contents are stored in a memory location indicated by the augend address. This completes the operation.
- (o) The subtrahend is made positive and the sign flag is cleared to 0.
- (p) If the minuend is negative, it is made positive and the sign flag is set to 1.
- (q) The carry flag is cleared to 0.
- (r) A 1 byte of minuend, indicated by the minuend address, is read to register A.

- (s) A 1 byte of subtrahend, indicated by the subtrahend address, is subtracted with carry from the register A contents and the subtrahend address is subsequently incremented. The subtraction result is adjusted for decimal, and is stored in a memory location indicated by the minuend address. After that, the minuend address is incremented.
- (t) The register C contents are decremented. Steps (r) to
 (s) above are repeated until the register contents are decremented to 0.
- (u) If the carry flag is 0, execution proceeds to (w).
- (v) The 10s complement of the result is computed and the sign flag is inverted.
- (w) If the result is 0, the operation ends.
- (x) If the sign flag is 1, processing (y) is started. If the flag is 0, the operation ends.
- (y) The result sign bit is set to 1, and the operation ends.


(6) Number of steps


83

(7) Flowchart



÷





(8) Program list NAME BCDADR

* * * * * * *	decima 8 input output	l addition digit <- 8 digi condition HL-register <- = DE-register <- = c condition result <- (HL,H	* augend area top.address * addend area top.address * *
	PUBLIC PUBLIC PUBLIC EXTRN EXTBIT	BCDADD, BCDAD1, I DADDS DSUBS ERROR SFLAG	BCDAD2 ; work flag for sign flag
BYTNUM	EQU	4	
, BCDADD:	CSEG		
BCDAD1:	MOV	C,#BYTNUM	; C-register <- 4
BCDAD2:	MOV DEC	B,C B	; B-register <- C-register - 1
DODRDL	MOV Xor	A,[HL+BYTNUM-1] A,[DE+BYTNUM-1]	
	BT CALL RET	A.7,\$BCDAD3 !DADDS	
BCDAD3:	CALL Ret	!DSUBS	
;======	======== ***** d ========		subroutine *****
DADDS:	01.0.1	OV.	
DADDS1:	CLR1 CLR1	CY SFLAG	; clear sign-flag
	MOY ADDC ADJBA	A,[HL] A,[DE+]	; decimal adjust
	MOV DBNZ	[HL+],A B,\$DADDS1	, uccimai aujust
DADDS2:	MOV Addc	A,[HL] A,[DE]	
DADDS2:	BNC SET 1 CLR 1	\$DADDS3 SFLAG CY	; set sign-flag
υμυυοι	ADJBA BNC BR	\$DADDS4 Error	; decimal adjust 2-31


.

DADDS4:	BF BR	A.7, \$DADD S5 Error		
DADDS5:	BF SET 1	SFLAG,\$DADDS6 A.7		
DADDS6:	MOV Ret	[HL],A		
s • 3	**** d	ecimal subtractio	on	subroutine *****
DSUBS:	PUSH CLR1 MOV CLR1 MOV	HL SFLAG A, [DE+BYTNUM-1] A.7 [DE+BYTNUM-1], A A, [HL+BYTNUM-1] A.7, \$DSUBS1	;	save HL-register clear sign-flag
DSUBS1:	CLR1 MOV SET1	A.7 [HL+BYTNUM-1],A SFLAG	;	set sign-flag
	MOV CLR1	B,C CY	;	save C-register
DSUBS2:	MOV SUBC ADJBS MOV DBNZ	A, [HL] A, [DE+] [HL+], A C, \$DSUBS2	• 3	decimal adjust
	BNC POP PUSH MOV	\$DSUBS5 HL HL C,B		load HL-register save HL-register load C-register
DSUBS3:	MOV SUB ADJBS MOV DBNZ	A,#99H A,EHL] [HL+],A C,\$DSUBS3	• • • •	(HL) <- 9 - (HL) increment HL-register decimal adjust
	POP PUSH SET 1	HL HL CY		load HL-register save HL-register
	MOV	С,В	;	load C-register
DSUBS4:	MOV ADDC ADJBA MOV DBNZ NOT 1	A,#O A,[HL] [HL+],A C,\$DSUBS4 SFLAG		Acc <- O decimal adjust

• 3 • 3	****	check / result = (0	****	
DSUBS5:	MOV POP PUSH MOV	C,B HL HL A,#O	;	load	C-register HL-register HL-register
DSUBS6:	CMP BNZ DBNZ POP RET	A,[HL+] \$DSUBS7 C,\$DSUBS6 HL	• •	load	HL-register
DSUBS7:	POP BF MOV SET1 MOV	HL SFLAG,\$DSUBS8 A,[HL+BYTNUM-1] A.7 [HL+BYTNUM-1],A		load sign	HL-register set
DSUBS8: ;	RET				

2.2.2 Decimal subtraction

(1) Memory



(2) Registers

A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the contents of registers HL and DE are set as follows.

- . The lowest address in the memory area, where the 8-digit (4-byte) minuend is stored, is loaded to register HL.
- . The lowest address in the memory area, where the 8-digit (4-byte) subtrahend is stored, is loaded to register DE.
- (4) Output conditions

The operation result is stored in the result area indicated in (1).

If an overflow or underflow occurs, however, execution branches to an error processing routine.

Note: The numeric values that can be operated must be in a -799999999 to 79999999 range.

(5) Processing sequence

The subtraction program presented in this section converts the processing "minuend - subtrahend" into the processing "minuend + (-subtrahend)".


The processing is executed in the following sequence:

- (a) The number of bytes for decimal subtraction is set in register C.
- (b) The sign bit for the subtrahend is inverted.
- (c) Taking the minuend and subtrahend, respectively, as augend and addend, decimal addition is accomplished.

(6) Number of steps

8

(7) Flowchart




NAME BCDSUR

;*************************************							
;*							
;*	8 digit	*					
;*	-	condition			*		
;*				us value area top.address	*		
;*			ub	trahend area top.address	*		
;* ;*		condition	. 1		*		
•		result <- (HL,HL		, NL+2, NL+3/ ******************************	*		
, • • • • • • • •	*****	*****	**	*********	· *		
		BYTNUM BCDSUB BCDADD, BCDAD2					
BYTNUM	EQU	4					
, BCDSUB:	CSEG						
BCDSU1:	MOV	C,#BYTNUM	;	C-register <- 4			
	MOV DEC	B,C B	;	B-register <- C-register	- 1		
	MOV NOT1 MOV CALL [.] RET	A, EDE+BYTNUM-1] A.7 [DE+BYTNUM-1],A !BCDAD2					
,	DUD						

END

2.2.3 Decimal multiplication

(1) Memory



(2) Registers

•

X, A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the 8-digit multiplicand and multiplier are respectively stored in the following areas:

Multiplicand: DMLCND, DMLCND+1, DMLCND+2, DMLCND+3 Multiplier : DMLIER, DMLIER+1, DMLIER+2, DMLIER+3

(4) Output conditions

The operation result is stored in the result areas (DRSLT, DRSLT+1, ..., DRSLT+7), as indicated in (1).

- Note: 1. The multiplicand and multiplier must be in a -79999999 to 79999999 range.
 - 2. The operation range is -6399999840000001 to 6399999840000001.
- (5) Processing sequence

This multiplication program shifts the multiplier 1 digit (4 bits) to the right to load the digits to the addition counter, starting from the lowest digit. One digit is loaded to the counter at a time. Therefore, the processing "result result + multiplicand" is repeatedly executed. When addition by the addition counter has ended, the result area is` shifted 1 digit (4 bits) to the right, so that

area is shifted 1 digit (4 bits) to the right, so that addition of a multiplier 1 digit higher than before can be accomplished.


The processing is carried out in the following sequence:


- (a) The result area is cleared to 0.
- (b) The absolute values for the multiplier and multiplicand are computed. If the multiplier sign is different from the multiplicand sign, the sign flag is set to 1. If the signs are the same, the sign flag is cleared to 0.
- (c) 8 is set in the digit counter (register B).
- (d) The multiplier is shifted 1 digit to the right, so that the lowest digit of the multiplier is loaded to the addition counter (register C).
- (e) The carry area (CARRY) is cleared.
- (f) If the contents of the addition counter are 0, execution branches to (1).

- (g) The decimal addition "result (higher 8 digits) result (higher 8 digits) + multiplicand" is performed. If an overflow occurs as a result, the CARRY contents are incremented.
- (h) The addition counter is decremented. Step (g) above is repeated until the counter contents are decremented to 0.
- (i) The result area is shifted 1 digit (4 bits) to the right with CARRY, and the CARRY is stored in the highest digit of the result area.
- (j) The digit counter is decremented. Steps (d) to (i) above are repeated until the counter contents are decremented to 0.
- (k) If the result is 0, the operation ends.
- (1) If the sign flag is 1, the sign bit for the result area is set to 1.

(6) Number of steps

58





2-40


(8) Program list

NAME BCDMLR


;**;* ;**;**;*	decima 1 input outpu	l multiplication 6 digit <- 8 digi condition multiplicand <- multiplier <- t condition result <- (DRSLT	* (DMLCND+3,,DMLCND) * (DMLIER+3,,DMLIER) * *
,			
BCDMLT:	CSEG		
, , ,	****	result area O-cle	ear ****
,	MOV Movw Call	C,#8 DE,#DRSLT !RCLR1	; C-register <- 8 ; DE <- DRSLT
) ,	****	check / sign ***	**
,	MOVW MOVW CLR1 MOV BF CLR1 MOV NOT1	DE,#DMLCND+3 HL,#DMLIER+3 SFLAG A,[DE] A.7,\$BCDML1 A.7 [DE],A SFLAG	; clear sign-flag ; not sign-flag
BCDML1:	MOV BF CLR1 MOV NOT1	A,[HL] A.7,\$BCDML2 A.7 [HL],A SFLAG	; not sign-flag
3 • 3	****	digit counter set	****
; BCDML2: ;	MOV	B,#8	; B-register <- 8
,	****	multiplier right	shift ****
, BCDML3:	MOVW MOV CALL MOV MOV	C,#4 !BCDRS C,A	; C-register <- 4 ; C-register <- Acc ; carry <- 0
1	****	check / multiplie	r = 0 ? ****
• •	ADD	A,#O	2 - 41

; if Acc = 0 then goto BCDML6 ΒZ \$BCDML7 ; **** result <- DMLCND + result **** BCDML4: MOVW ; DE <- DMLCND DE, #DMLCND MOVW ; HL <- DRSLT+4 HL, #DRSLT+4 CLR1 CY ; clear carry ; save AX-register PUSH АX PUSH BC ; save BC-register C,#4 MOV ; C-register <- 4 BCDML5: MOV A,[HL] ADDC A,[DE+] ADJBA ; decimal adjust MOV [HL+],A C,\$BCDML5 DBNZ POP BC ; load BC-register POP ; load AX-register AX \$BCDML6 BNC INC CARRY BCDML6: DBNZ C, \$BCDML4 **** result right shift with carry **** ; BCDML7: MOV A, CARRY MOVW HL, #DRSLT+7 ; HL <- DRSLT+7 MOV C,#8 CALL !BCDRS1 ;;; **** check / multiply end ? **** ; B, \$BCDML3 DBNZ ; ; **** check / multiply = 0 **** MOVW HL, #DRSLT MOV C,#8 MOV A,#O BCDML8: CMP A, [HL+]\$BCDML9 BNZ DBNZ C,\$BCDML8 RET **** check / sign-flag **** BCDML9: BF SFLAG, \$BCDM10 MOVW HL, #DRSLT+7 MOV A.[HL] SET 1 A.7 [HL],A MOV BCDM10: RET ; END 2 - 42

2.2.4 Decimal division



(1) Memory



(2) Registers

X, A, C,B, DE, HL

(3) Input conditions

As indicated in (1), the 8-digit dividend and divisor are stored in the following areas:

Dividend: DIVIND, DIVIND+1, DIVIND+2, DIVIND+3
Divisor : DIVSOR, DIVSOR+1, DIVSOR+2, DIVSOR+3

(4) Output conditions

The quotient and remainder are stored in the following areas:

The quotient is stored in the quotient area indicated in (1):

DIVIND, DIVIND+1, DIVIND+2, DIVIND+3

. The remainder is stored in the remainder area indicated in (1):

RMIND, RMIND+1, RMIND+2, RMIND+3

(5) Processing sequence


In the division program shown in this section, the dividend (DIVIND to DIVIND+3) and remainder (RMIND to RMIND+3) are stored in an area consisting of contiguous 8 bytes. One digit (4 bits) of the dividend and remainder is shifted to the left to transfer the highest digit of the dividend to the lowest area of the remainder. Consequently, the quotient, starting from the highest digit, is stored to the lowest area of the dividend on a digit-by-digit basis. The number of digits for the quotient is the same as the number of times that the divisor is subtracted from the remainder, until the subtraction result becomes negative. The processing is performed in the following sequence:


- (a) The divisor is checked to see whether it is 0. If the divisor is 0, execution branches to an error processing routine.
- (b) The remainder area is cleared to 0.
- (c) The absolute values for the dividend and divisor are computed. Bit 0 for register X serves as a quotient sign flag, while bit 1 for register X is used as a remainder sign flag. If either the dividend or divisor is negative, the quotient sign flag is set to 1. If the dividend is negative, the remainder sign flag is set to 1.
- (d) As the number of bytes for the dividend, 8 is set in register C.

- (e) The quotient and remainder area, which consists of 8 contiguous bytes, is shifted 4 bits to the left.
- (f) The divisor is subtracted from the remainder and the result is regarded as the real remainder. If the result is negative, however, execution jumps to (h).
- (g) The quotient (DIVIND) contents are incremented, and execution jumps to (f).
- (h) Because the divisor has been subtracted from the remainder too many times, the divisor is added back to the remainder to obtain the real remainder.
- (i) The register C contents are decremented. Steps (e) to(h) above are repeated until the register contents are decremented to 0.
- (j) If the quotient is 0, execution proceeds to (1).
- (k) If the quotient sign flag is 1, the sign bit for the quotient area is set to 1.
- (1) If the remainder is 0, the operation ends.
- (m) If the remainder sign flag is 1, the sign bit for the remainder area is set to 1.

(6) Number of steps

70





(8) Program list

NAME BCDIVR

* decimal division ;* * 8 digit <- 8 digit / 8 digit ;* * ;* input condition dividend <- (DIVIND+3,...,DIVIND) * ;* divisor <- (DIVSOR+3,...,DIVSOR) ;* * * ;* output condition quotient <- (DIVIND+3,...,DIVIND)</pre> * ;* remainder <- (RMIND+3,..., RMIND) * ;* PUBLIC BCDDIV ERROR, RCLR, BCDLS, BCDSUB, BCDADD EXTRN EXTRN DIVIND, DIVSOR, RMIND SF_QUO EQU Χ.Ο SF_REM EQU X.1 ; CSEG BCDDIV: **** check / divisor = 0 ? **** MOV C,#4 ; C-register <- 4 ; Acc <- 0 A.#O MOV HL, #DIVSOR ; HL <- DIVSOR MOVW BCDDV1: CMP A,[HL+] ; (HL) = 0? \$BCDDV2 BNZ C,\$BCDDV1 DBNZ ERROR ; OVER FLOW BR **** result, remind O-clear **** BCDDV2: MOVW ; DE <- RMIND DE, #RMIND CALL !RCLR ., ,, **** check / sign **** ; clear quotient sign-flag CLR1 SF_QUO SF_REM ; clear remainder sign-flag CLR1 HL, #DIVIND+3 MOVW A,[HL] MOV A.7,\$BCDDV3 BF CLRI A.7 [HL],A MOV ; set remainder sign-flag SET 1 SF_REM ; not quotient sign-flag NOTI SF_QUO BCDDV3: MOVW HL, #DIVSOR+3 MOV A,[HL] A.7,\$BCDDV4 ΒF A.7 CLR1 [HL],A MOV 2 - 47NOT 1 SF_QUO

**** digit counter set **** BCDDV4: C,#8 MOV **** quotient, remind left shift **** BCDDV5: PUSH BC MOV₩ HL, #DIVIND ; HL <- DIVIND ; C-register <- 8 C, #16/2 MOV !BCDLS ; N-digit data left shift CALL subtract divisor from dividend **** **** BCDDV6: ; DE <- DIVSOR MOVW DE, #DIVSOR ; HL <- RMIND MOVW HL, #RMIND CALL **!BCDSUB** ; decimal subtraction MOVW HL, #RMIND+3 MOV A.[HL] ΒT A.7, \$BCDDV7 ; if borrow then goto BCDDV7 MOV A,#1 MOVW HL, #DIVIND ; increment (DIVIND) ADD Λ , [HL] MOV [HL],A BR BCDDV6 **** if borrow then divisor + dividend **** BCDDV7: MOVW DE, #DIVSOR ; DE <- DIVSOR HL. #RMIND ; HL <- RMIND MOVW CALL 1BCDADD ; decimal addition • , • , • , check / division end ? **** **** POP BC C,\$BCDDV5 DBNZ ; ; ; **** check / quotient = 0 **** ; MOVW HL, #DIVIND MOV A,#O MOV C,#4 BCDDV8: CMP A,[HL+] BNZ \$BCDDV9 C,\$BCDDV8 DBNZ BCDV10 BR ; **** check / quotient sign-flag **** BCDDV9: SF_QUO, \$BCDV10 BF HL, #DIVIND+3 MOVW 2 - 48A, [HL] MOV SET 1 A.7 [HL],A

MOV

, , , ,	****	check / remainder = 0 ****
BCDV10:	MOV₩ MOV MOV	HL,#RMIND A,#O C,#4
BCDV11:	CMP BNZ DBNZ RET	A,[HL+] \$BCDV12 C,\$BCDV11
; ; BCDV12:	****	check / remainder sign-flag ****
	BF MOVW MOV SET1 MOV	SF_REM,\$BCDV13 HL,#RMIND+3 A,[HL] A.7 [HL],A
BCDV13:	RET	
,	END	

2.3 Shift Processing


The 78K/II is provided with shift instructions that shift the contents of general-purpose registers (X, A, C, B, E, D, L, and H) and general-purpose register pairs (AX, BC, DE, and HL) in units of 1 and 4 bits (ROR4, ROL4).

The program examples, presented in this section, show two shift operation examples, in units of bytes and 4 bits.

2.3.1 Shifting N-byte data to right

In this example, N-byte of data in the memory is shifted to the right.

After the example program presented in this section has been executed, a value set in advance in register A is stored in the highest byte and the contents of the lowest byte are output to register A.



(1) Registers

A, C, DE

(2) Input conditions

A - value to be transferred to highest address
C - number of bytes to be shifted (N)
DE - highest address of N-byte data

(3) Output conditions

The result of the 1-byte right shift is stored in the result area indicated in (1).

The register A contents are transferred to the highest address.

The contents of byte [DE - N] are transferred to register A.

(4) Number of steps

4

(5) Program list


NAME BYTRSR


;*****	******	********	*********	:**
;*	N-byte	data right shif	t	*
;*	inp	ut condition		*
;*		DE-register <-	MSB of N-byte data	*
;*		C -register <-	byte counter	*
;*	out	put condition		*
;*		Acc <- LSB of I	N-byte data	*
;*****	******	*******	*****	**
; BYTRST: BYTRS1:		BYTRST, BYTRS1 BYTLST, BYTLS1 A, #O A, [DE-] C, \$BYTRS1	; Acc <- O	

2.3.2 Shifting N-byte data to left

In this example, N-bytes of data in the memory are shifted to the left.

After the example program, presented in this section, has been executed, a value set in advance in register A is stored in the lowest byte and the contents of the highest byte are output to register A.





(1) Registers

A, C, DE

(2) Input conditions

. A \leftarrow value to be transferred to lowest address

- . C number of bytes to be shifted (N)
- . DE lowest address for N-byte data

(3) Output conditions

The 1-byte left shift result is stored in the result area indicated in (1). The register A contents are transferred to the lowest address.

The contents of byte [DE + N] are transferred to register A.

- (4) Number of steps
 - 4

(5) Program list

;*****	****	***************************************	*****
;*	N-b;	yte data left shift	*
;*		input condition	*
;*		DE-register <- LSB of N-byte d	ata *
;*		C -register <- byte counter	*
;*		output condition	*
;*		Acc <- MSB of N-byte data	*
;*****	****	***************************************	*****
BYTLST:			
	MOV	A,#O ; Acc <- O	
BYTLS1:	ХСН	A,[DE+]	


C,\$BYTLS1

END

DBNZ RET

2.3.3 Shifting N-digit data 1 digit to right (decimal 1/10 processing)

(1) Memory



(2) Registers

A, C, HL

(3) Input conditions

As indicated in (1), contents of registers HL and C are set as follows.

. The highest address of N-digit data is set in register HL.

. The number of bytes (N/2) is set in register C.


(4) Output conditions

The result of 1-digit right shift is stored in the result area indicated in (1). The register A contents are transferred to the highest digit. The lowest digit contents are transferred to register A. NAME BCDRSR

;*****	******	*****	*****	***
;*	N-digit	data right shit	ft	*
;*	inp	ut condition		*
;*			MSD of N-digit data	*
;*		C -register <-	digit counter	*
;*	out	put condition		*
;*		Acc <- LSD of N	-digit data	*
;*****	*****	******	<*************************************	<**
; BCDRS: BCDRS1:	PUBLIC PUBLIC CSEG MOV ROR4 DECW DBNZ RET	BCDRS, BCDRS1 BCDLS, BCDLS1 A, #0 [HL] HL C, \$BCDRS1	; Acc <- O ; decrement (HL)	

2.3.4 Shifting N-digit data 1 digit to left (decimal tenfold processing)

(1) Memory



(2) Registers

A, C, HL

(3) Input conditions

As indicated in (1), the contents of registers HL and C are set as follows.

. The lowest address for N-digit data is set in register HL.

. The number of bytes (N/2) is set in register C.

(4) Output conditions

The result of 1-digit left shift is stored in the result area indicated in (1).

The register A contents are transferred to the lowest digit. The highest digit contents are transferred to register A.

;* :*	N-digit data left shift input condition	*
*	HL-register <- LSD of N-digit data	*
;*	C -register <- digit counter	*
*	output condition	*
*	Acc <- MSD of N-digit data	*

BCDLS	•
DUDLO	•

	MOV	A,#O			
BCDLS1:	ROL4 INCW DBNZ	[HL] HL C,\$BCDLS1	;	increment	(HL)
•	RET				
	END				

2-57


2.4 Data Conversion Processing

The example programs presented in this section converts the data representation format between hexadecimal and decimal, and between hexadecimal and ASCII.

2.4.1 Conversion from hexadecimal (HEX) to decimal (BCD)

Two-byte hexadecimal data is converted into 4-digit decimal data.

(1) Memory



(2) Registers

X, A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the contents of register HL are set as follows.

. The lowest address of the memory area where the 2-byte hexadecimal data is stored, is set in register HL.

(4) Output conditions

Hexadecimal data greater than 270FH (= 9999) cannot be converted and causes the carry flag (CY) to be set to 1. When the hexadecimal data has been successfully converted into a 4-digit decimal number, it is stored in areas HL and HL + 1, and the CY remains 0.


(5) Processing sequence

This program converts hexadecimal data into a 4-digit (2byte) decimal number, starting from the lowest digit and on a digit-by-digit basis.

The hexadecimal data is divided by 10 and the remainder, resulting from the division, is generated as a BCD code. The processing is accomplished in the following sequence:

- (a) The input hexadecimal data is compared to the value 10000.
- (b) If the hexadecimal data is greater than 10000, it cannot be converted. Consequently, the carry flag is set to 1 and the processing ends.
- (c) The number of digits, 4, is set in register B.
- (d) The divisor is set to 10.
- (e) The input hexadecimal data is divided by the set divisor, 10.
- (f) The remainder resulting from the division is set in register A, and the result area is shifted 1 digit to the right.
- (g) The register B contents are decremented. Steps (e) to
 (f) above are repeated, as long as the register contents are not 0.
- (h) When conversion has ended, the carry flag is cleared to0.
- (6) Number of steps
 - 24

(7) Flowchart



2-60

NAME TRBCDR


; * ; * ; * ; * ; * ; * ; * ; * ; * ; *	transfo inpu outp	rm BCD <- HEX t condition HL-register <- ut condition normal cy = decimal 4-d overflow cy HEX data >	X-2byte data LSB address it -> (HL,HL+1) 1	* * * * * * *
, , ,	PUBLIC EXTRN	THXBCD BCDRS1		
TUVDOD	CSEG			
THXBCD:	MOV\ XCH XCH XCH	AX,♯O A,[HL+] A,X A,[HL~]	AX <-> [HL](hex	data)
	СМР₩	AX,#10000	hex data >= 1000) then ret.
	BC SET 1 RET	\$THXBC1 CY	'CY' <- 1	
; THXBC1:				
THXBC2:	MOVW MOV	DE,HL B,#4	save HL-register loop counter	
1117002.	PUSH MOV DIVUW PUSH MOV MOVW	BC B, #10 B AX A, B HL, DE	save loop counter set divisor AX / C save AX-register load HL-register	r
	MOV INCW CALL POP POP DBNZ	C,#4 HL !BCDRS1 AX BC B,\$THXBC2	set length set pointer 1-digit left shi load AX-register restore loop cour	
•	CLR1 RET	СҮ	'CY' <- 0	
,	END			

END

2.4.2 Conversion from decimal (BCD) to hexadecimal (HEX)

Four-digit decimal data is converted into two-byte hexadecimal data.

(1) Memory



(2) Registers

X, A, C, B, DE, HL

(3) Input conditions

As indicated in (1), the contents of register HL are set as follows.

. The lowest address for the memory area, where the 4-digit decimal data is stored, is set in register HL.

(4) Output conditions

If the input data is not a decimal number, the data cannot be converted and the carry flag (CY) is set to 1. When the decimal data has been successfully converted into 2-byte hexadecimal data, it is stored in areas HL and HL + 1, and the CY remains 0.

(5) Processing sequence

This program converts decimal data into 2-byte hexadecimal data, starting from the highest digit. Each of the four digits is transferred to register A one after another by shifting data 1 digit to left. The following operation is repeated four times to complete the conversion:


(Storage area) ← (Storage area) x 10 + Register A

- (a) The number of BCD code digits, 4, is set in register B.
- (b) The conversion result storage register (register DE) is cleared to 0.
- (c) The input decimal data is shifted 1 digit to the left and the lowest digit is read into register A.
- (d) The highest digit is checked, to see if it is decimal data (0 to 9). If it is not, conversion cannot be accomplished and the carry flag is set to 1.
- (e) The operation "conversion result storage register conversion value storage register x 10 + register A" is executed.
- (f) The register B contents are decremented. As long as the register contents are not 90, steps (c) to (e) above are repeated.
- (g) The contents of the conversion result storage register are stored in the storage area.

(6) Number of steps

32

(7) Flowchart



2 - 6 4

(8) Program list

NAME TRHEXR


;****** ;* ;* ;* ;*	transfo	rm HEX <- BCD ut condition	kxxxxxxxxxxxxxxxxxxxxxxxxxxx * decimal 4 digit data * LSD address *
;* ;* ;* ;*		error cy =	= 0 * te -> (HL,HL+1) *
	PUBLIC EXTRN	TBCDHX BCDLS1	
• •	CSEG		
TBCDHX:	МОҰ МОҰ₩	B,#4 DE,#O	; BCD length ; result work
TBCDH1:	PUSH MOV MOV	HL C,#2 A,#0	; save pointer ; shift counter
	CALL POP CMP NOT1 BNC	!BCDLS1 HL A,#10 CY \$TBCDH2	; BCD left shift ; restore pointer ; error check
TBCDH2:	RET MOV MOV XCH	C,B X,#O A,X	; error return
TBCDH3:	DEC BZ	C \$TBCDH4	
	PUSH MOVW SHLW ADDW SHLW POP BR	BC BC, AX AX, 2 AX, BC AX, 1 BC TBCDH3	; AX <- AX * 10
TBCDH4:	ADDW MOVW	AX,DE DE,AX	; result addition
	DBNZ	B, \$TBCDH1	; check length
	MOVW XCH MOV MOV MOV RET	AX,DE A,X [HL+],A A,X [HL],A	; write result to memory
,	END		0.05

2-65

2.4.3 Converting ASCII into hexadecimal (HEX)

Two ASCII codes (30H to 39H and 41H to 46H) are converted into two hexadecimal codes (0 to FFH).

(1) Memory



(2) Registers

A, C, B, HL

(3) Input conditions

As indicated in (1), the contents of registers BC and HL are set as follows.

- . Two ASCII codes are set in register BC.
- . The two hexadecimal codes, obtained as a result of converting the ASCII codes, are stored in an address indicated by register HL.

(4) Output conditions

If the input data is not an ASCII code, conversion cannot be accomplished and the carry flag (CY) is set to 1. When the input ASCII codes have been converted into two hexadecimal codes and stored in an area indicated in (1), the carry flag is cleared to 0.

- (5) Processing sequence
 - (a) The higher ASCII code (register B) is read into register A.

- (b) Whether the register A contents are within a range of 30H to 39H or 41H to 46H is checked. If the register contents are not within either of the ranges, the conversion cannot be accomplished and the carry flag is set to 1.
- (c) If the register A contents are 30H to 39H, 30H is subtracted from the register contents. If the register A contents are 41H to 46H, 37H is subtracted from the register contents.
- (d) The contents of the address indicated by register HL are shifted 4 bits and the register A contents are stored in the lower 4 bits of the address.
- (e) The lower ASCII code (register C) is read into registerA, and steps (b) to (d) are performed.

(6) Number of steps

19

(7) Program list

NAME GHEXR


,		(2code) (2co input conditio BC-register -	× n ×
;* ;* ;* ;* ;* ;*			n *
;* ;* ;* ;* ;******			
;* ;* ;* ;******		BC-register <	
;* ;* ;******			<- ASCII *
;* ;******			*
******		output condition	
,		(HL) <- hex	< *
	******	*************	***************
	PUBLIC	GETHEX	
		SHEX	
•			
	CSEG		
GETHEX:			
	MOV	A,B	; ASCII upper-code loa
		!SHEX	; get hex 1th code
		\$GTHEX1	,
	ROL4	[HL]	
		Ă, C	; ASCII lower-code loa
		1 SHEX	; get hex 2th code
		\$GTHEX1	
		[HL]	
GTHEX1:			
	RET		
;******	******	*****	*****
;*	subrouti	ne / get hex	1-code(Acc) *

SHEX:	and		
		A,#'9'	; check / ASCII > 39H
		\$SHEX1	
		A,#30H	
	RET		
SHEX1:			
		A,♯'F'	; check / ASCII < 46H
		\$SHEX2	
		A,#37H	
	RET		
SHEX2:			
	SET 1	СҮ	; error
	RET		
	1.5.1		
	1		

2.4.4 Converting hexadecimal (HEX) into ASCII

Two hexadecimal codes (0 to FFH) are converted into two ASCII codes (30H to 39H and 41H to 46H).

(1) Memory



- (2) Registers
 - A, C, B, HL
- (3) Input conditions

As indicated in (1), the contents of register HL are set as follows.

- . The address where two hexadecimal codes to be converted into ASCII codes are set in register HL.
- (4) Output conditions

The two ASCII codes, obtained as a result of the conversion, are output to register BC.

(5) Processing sequence

- (a) The higher 4 bits of the address indicated by registerHL are transferred to register A.
- (b) Whether the register A contents are 10 or greater is checked. If the register contents are less than 10, execution branches to (d).
- (c) The value 7 is added to the register A contents.
- (d) The value 30H is added to the register A contents.
- (e) The register A contents are transferred to register B.

- (f) The lower 4 bits of register HL are transferred to register A.
- (g) Steps (b) to (c) above are carried out again, and the register A contents are transferred to register C.
- (6) Number of steps

14

NAME ASCII

;* ;* ;* ;* ;* ;* ;* ;*	transfo	rm ASCII <- (2code) input condit (HL) <- hey output condit BC-register	(2code) ion x 2-code	* * * * * * *
	PUBLIC PUBLIC			
,	CSEG			
GETASC:	MOV ROL4 CALL MOV	A,#O [HL] !SASC B,A	; hex upper code ; store result	load
		A,#O [HL] !SASC C,A	; hex lower code ; store result	load
;*	subrout	ine / get ASC	**************************************	ter) *
SASC:	CMP BC ADD	A,#OAH \$SASC1 A,#O7H	; check / hex > ; bias (+7)	9
SASC1:	ADD RET	A,#30H	; bias (+30H)	
,	END			

.


2.5 Data Processing

This section shows two data processing program examples, one of which sorts data, while the other searches for data.

2.5.1 Sorting data

The program example presented here is used to sort data file contents in an ascending order, using the bubble sort technique. Each set of data in this file is 8 bits long.

(1) Memory



(2) Registers

X, A, C, B, HL (The HL register contents are retained.)

(3) Input conditions

As indicated in (1), the contents of registers HL and BC are set as follows.

- . The first address for the data string to be sorted is set in register HL.
- . The quantity of data (i.e., the number of bytes) is set in register BC.

(4) Output conditions

The data string in the area indicated in (1) is sorted in ascending order. The contents of register HL, which indicates the first address for the data string, are retained.


(5) Processing sequence

This sorting program uses the bubble sort technique to sort data. Processing is carried out in the following sequence:

- (a) CNGGFL, a flag that indicates the data has been exchanged, is cleared to 0.
- (b) The register BC value, which indicates the number of bytes in the data, is decremented. If the value of this register is 0, it means that the sorting has been completed.
- (c) The contents of registers HL and BC are saved.
- (d) The value of (HL) and the next address (HL + 1) are compared. If the next address is equal to (HL) or if the value of (HL) is greater than the address value, execution branches to (f).
- (e) The contents of the address indicated by register HL are exchanged with the contents of the address indicated by the HL register contents plus 1, and the CHNGFL flag is set to 1.
- (f) The contents of register HL are incremented, and those of register BC are decremented.
- (g) If the register BC value is not 0, steps (d) to (f) above are repeated.
- (h) The contents of registers HL and BC are restored.
- (i) If the exchange flag, CHNGFL, is set to 1, steps (a) to(h) are repeated. If the flag is not set to 1, the sorting is completed.
- (6) Number of steps

24

(7) Flowchart



2-74

(8) Program list

NAME SORTR


* * * * *	bubble input outpu	sort condition BC-register <- HL-register <- tt condition HL-register <-	num dat dat	a top.address * *
	PUBLIC	SORT		
CHNGFL	BSEG DBIT		;	change-flag
SORT_D CNTSTK:		SADDR 1	• ን	counter save area (saddr area)
, 	CSEG			
SORT:	CLR1 DECW MOV OR BNZ RET	CHNGFL BC A,B A,C \$SORT1	,	change-flag <- O
SORT 1:	PUSH PUSH	BC HL	, ,	save pointer/counter
SORT2:	MOV	A,[HL]	;	change process
	CMP BC BZ XCH MOV	A,[HL+1] \$SORT3 \$SORT3 A,[HL+1] [HL],A	• 3	A <= [HL+1] goto SORT3
CODTO		CHNGFL	;	change-flag <- 1
SORT3:	INCW DECW MOV OR BNZ POP POP BT RET	HL BC A,B A,C \$SORT2 HL BC CHNGFL,\$SORT		increment pointer restore pointer/counter
,	FND			

END

2.5.2 Searching data

The program introduced in this section is used to search for specified data, implementing the binary search technique. When the data has been found, the address at which the data is stored is returned.

(1) Memory



(2) Registers

X, A, C, B, DE, HL (The register AX contents are retained.)

(3) Input conditions

As indicated in (1), the contentsl of registers A, HL and BC are set as follows.

- . The data to be searched for is set in register A.
- . Register HL holds the first address for the data string to be searched.
- . The quantity of data (number of bytes) to be searched for is set in register BC.

(4) Output conditions

When the carry flag (CY) is cleared to 0, the address at which the searched for data is stored is output to register HL. The carry flag is set to 1, if the specified data is not found. In this case, the register HL contents become undefined.

(5) Processing sequence


This program uses the binary search technique to search for the specified data.

The processing is accomplished in the following sequence:

- (a) The data to be searched for is saved.
- (b) The first address for the data is set in register DE. The last address for the data is set in register BC.
- (c) The data to be searched for is restored.
- (d) The intermediate address for the search range is set in register HL.
- (e) The register DE value is compared with the register BC value. If DE register value is less than the BC register value, the data to be searched for is restored. After that, the carry flag is set to 1 and the processing ends.
- (f) The data to be searched for and the contents indicated by register HL are compared. If the data coincides with the register contents, which means that the data has been found, the searching process is completed.
- (g) If the carry flag is set to 1, the contents of HL register minus 1 are transferred to register BC to set a new last address. If the carry flag is cleared to 0, the contents of register HL plus 1 are transferred to register DE to set a new first address. Execution then jumps to (d).
- (6) Number of steps

27

(7) Flowchart



NAME SEARCR

;**************************************	
;* bubble sort *	
;* input condition * ;* A-register <- search data *	
;* BC-register <- number of data *	
;* HL-register <- data top.address *	
;* output condition * ;* HL-register <- found data address *	
;* HL-register <- found data address * ;**********************************	
PUBLIC SEARCH	
, CSEG	
SEARCH:	
PUSH AX ; save search data	
MOVW AX,HL Addw AX,BC	
MOVW DE,AX ; DE-register <- upper.ac	ddress
MOVW BC,HL ; BC-register <- lower.ad	
POP AX ; restore search data SEARC1:	•
PUSH AX ; save search data	
MOVW AX,DE ; HL-register <- center.a	address
SUBW AX,BC BC \$SEARC4 ; search end check	
SHRW AX, 1	
ADDW AX,BC	
MOVW HL,AX	
POP AX	
CMP A, [HL]	
BNZ \$SEARC2	
RET ; found data SEARC2:	
BC \$SEARC3	
INCW HL ; 'CY' = 0	
MOVW BC,HL Br searci	
SEARCI SEARCI	
DECW HL ; $CY' = 1$	
MOVW DE, HL	
BR SEARC1 SEARC4:	
POP AX	
SET1 CY	
RET	
END	

2.6 Data Transfer in External Expansion Data Memory Space

1-byte data is continuously transferred within the external expansion data memory (10000H to FFFFFH).

(1) Memory used




Fig. 2-3 Memory Block Diagram for Data Transfer in External Expansion Data Memory Space

- (2) Registers used
 A, B, DE, HL (register bank 0)
- (3) Input condition Parameters indicated in Table 2-1 are defined.

Table 2-1 Input Parameters for Data Transfer in External Expansion Data Memory Space


Parameter	Fixed/variable	Contents
TRSADR	Fixed value	Lower 16 bits for transfer source address
TRDADR	Fixed value	Lower 16 bits for transfer destination address
MBANKS	Fixed value	Upper 4 bits for transfer source address (memory bank)
MBANKD*	Fixed value	Upper 4 bits for transfer destination address (memory bank)
TRCOUNT	Fixed value	Transfer data amount

- *: Set MBANKD to 0 in the uPD78224 series.
- (4) Output condition None
- (5) Processing procedure

Set the transfer source memory bank (OH to FH) in the P6 register, and the transfer destination memory bank (OH to FH) in the PM6 register. The lower 4 bits of PM6 are fixed to 0 in the uPD78224 series.

(a) Sets the 1M-byte expansion mode, (refer to Mode Register Setting Example in the figure below).

Memory expansion mode register



- (b) Set number of transfer data, transfer source and transfer destination addresses.
- (c) Advancing the pointer until the data counter number (register B) becomes 0, carry out write operation.
- (6) Number of steps 10 steps
- (7) Stack used
 2 bytes: 1 level
- (8) Programming example

The program shown below is an example of transferring 32 bytes of data from address 60000H to addresses, starting from address 40000H.

Define the parameters in the user program, as shown below, to call the TR EXDAT subroutine.

PUBLIC	TRSADR, TRDADR, TRCOUNT	;	data
PUBLIC	MBANKS, MBANKD	;	data
EXTRN	TR_EXDAT	;	package


; --- define data ---

:

TRSADR	EQU	0000H	;	source address of transmission
TRDADR	EQU	0000H	;	destination address of transmission
TRCOUNT	EQU	32		data count of transmission
MBANKS	EQU	6	;	memory bank NO. (source)
MBANKD	EQU	4	:	(destination)
	CSEG			
	:			
	:			
	CALL	!TR_EXDAT	;	data transmission package

Remarks: When relocatably defining symbols in the external expansion data memory space, use a directive file when linking. Refer to Appendix B.3, "How to Use 1M-Byte Expansion Data Memory Space" for details.

(9) Flowchart



(10) Program list

	NAME	TREXDAT			
; * * * * * * *	******	*****	***	*****	*
;*	DATA TRA	NSMISSION IN			*
;*		EXTERNALLY EXTENDED MEMO	DRY	AREA	*
; * * * * * * *	******	*****	***	******	*
	PUBLIC	TR_EXDAT	;	package	
	EXTRN	TRSADR, TRDADR, TRCOUNT	;	data	
	EXTRN	MBANKS, MBANKD	;	data	
EXDATCS	CSEG				
TR_EXDA1	:				
	OR	MM, #0100000B	;	extended address	mode
	MOV	B, #TRCOUNT	;	count of transmi	ssion
	MOV	P6,#MBANKS	;	memory bank NO.	(source)
	MOV	PM6,#MBANKD	;		(destination)
	МОҮ₩	HL, #TRSADR	;	source address o	f transmission
	МОХМ	DE, #TRDADR	;	destination addr	ess of transmission
TR_LOOP:					
	MOV	A,&[HL+]	;	transmit data	
	МОХ	[DE+], A			
	DBNZ	B. \$TR_LOOP	:	transmit until c	ounter is O
	RET				

END

CHAPTER 3 TIMER/COUNTER PROGRAM EXAMPLES

The 78K/II series timer/counter configuration and functions differ, depending on the product. Tables 3-1, 3-2, and 3-3 show the configuration and functions for each of the 78K/II series products.

Table 3-1 uPD78214 Series Timer/Counter Functions and Types

Type a	Unit und function	16-bit timer/ counter	8-bit timer/ counter 1	8-bit timer/ counter 2	8-bit timer/ counter 3
	Interval timer	2ch	2ch	2ch	1ch
Туре	External event counter	-	-	0	-
	One-shot timer	-	-	0	-
	Timer output	2ch	-	2ch	-
	Toggle output	0	-	0	-
	PWM/PPG output	0	-	0	-
	One-shot pulse output	-	-	-	-
Func-	Real-time output	-	0	-	-
tion	Pulse width measurement	0	0	0	-
	Number of interrupt request sources	2	2	2	1
	Serial interface clock source	-		-	0

Type a	Unit und function	16-bit timer/ counter	8-bit timer/ counter 1	8-bit timer/ counter 2	8-bit timer/ counter 3
	Interval timer	2ch	2ch	2ch	1ch
Туре	External event counter			0	· _
	One-shot timer	-	-	0	-
	Timer output	2ch	-	2ch	-
	Toggle output	0	-	0	-
	PWM/PPG output	0	-	0	-
	One-shot pulse output	0	-		-
Func-	Real-time output	-	0	-	_
tion	Pulse width measurement	0	0	0	-
	Number of interrupt request sources	2	2	2	1
	Serial interface clock source	-	-	-	0

Table 3-2 Timer/Counter Functions and Types in uPD78218A Series, uPD78234 Series, uPD78244 Series

.

Type a	Unit nd function	Unit 16-bit 8-bit timer/counter timer count			
	Interval timer	2ch	2ch	lch	
Туре	External event counter		_	0	
One-shot timer	One-shot timer			0	
	Timer output	2ch	-	2ch	
	Toggle output	0	-	0	
	PWM/PPG output	_	-	-	
	One-shot pulse output		-	-	
Func-	Real-time output	_	0	-	
tion	Number of interrupt request sources	2	2	1	
	Pulse width measurement	0	· 0	0	
	Serial interface clock 'source	-	-	-	

Table 3-3 uPD78224 Series Timer/Counter Functions and Types

This section introduces program examples for the following timer/counter functions:

(i) Internal interval timer (3.1)
(ii) Toggle output (3.2)
(iii) Free-running interval timer (3.3)
(iv) PWM/PPG output (3.4)
(v) Pulse interval measurement (3.5)

3.1 Internal Interval Timer

The interval timer generates an interrupt signal to the CPU at fixed intervals.

(1) Program example with 16-bit timer/counter

An interval timer function can be programmed by using a 16bit timer/counter. In this case, an interval of 1.3 microsecond to 87.4 milliseconds (where $f_{CLK} = 6$ MHz) can be programmed with a 1.3 microsecond resolution. This section introduces a program example that uses a 16-bit timer/counter to generate an interrupt request (INTCO1) at fixed intervals.

(a) Operation

Fig. 3-1 is a blockdiagram that illustrates the interval timer functions that generate INTCO1 interrupt request.

Fig. 3-1 Interval Timer Generating INTCO1 Interrupt Request





Fig. 3-2 Timing Chart



Interval time = $(n + 1) \times 8/f_{CLK}$

where,

 $\{n: 0 \leq n \leq FFFFH\}$

The interrupt request INTCO1 is generated, when the 16bit timer register TMO contents coincide with those for 16-bit compare register CRO1. To generate the interrupt request at fixed intervals, therefore, TMO must be cleared when coincidence has taken place. Note that, although the 16-bit timer/counter has two 16-bit compare registers, CRO0 and CRO1, only CRO1 has the timer clear function. Therefore, set an interval time in CRO1.


(b) Program [label: IITVL1] ... Refer to (h) Program list


- (i) When the 16-bit timer register (TMO) contents coincide with those for the 16-bit compare register (CRO1), clearing TMO is enabled.
- (ii) An interval time is set in CR01.

- (iii) Interrupt request INTCO1 is unmasked.
 - (iv) The TMO counting operation is enabled.

(c) Mode register setting


Timer control register





Capture/compare control register 0

Interrupt mask register L



(d) Input/output parameter

INTVL1: Sets a parameter that determines the interval time.

Since the count clock for the 16-bit timer/counter is fixed to $f_{CLK}/8$, the interval time that is determined by the value set as parameter INTVL1 can be expressed as follows:

Interval time = INTVL1 x $8/f_{CLK}$

where,

 $\{INTVL1: 0 \leq INTVL1 \leq FFFFH\}$

(e) Registers

No register is used.

(f) Program example

An example program that generates interrupt request INTCO1 at 10 ms intervals, where $f_{\rm CLK}$ = 6 MHz, is shown on the next page.


To generate the interrupt request every 10 ms, the input parameter INTVL1 value should be as follows:

INTVL1	=	10×10^{-3}
TWIATT		$8/(6 \times 10^6)$
	Ξ	7500

Therefore, program an interval timer by defining an external definition and external reference directives, as follows:

	PUBLIC EXTRN	INTVL1 IITVL1 ·		PARAMETER PACKAGE
INTVL1	EQU	7500	;	PARAMETER FOR INTERVAL
	CALL	! I I T V L I		

(g) Flowchart



.

NAME IITV1M

;* 16bi1 ;*	t-Timer , interna	/ Counter Unit l interval timer		**************************************
;	PUBLIC EXTRN	I I T V L 1 I N T V L 1	• ,	Compare data for interval timer
CMK01	EQU	MKOL.5	;	INTCO1 mask flag
, IITVL1:	CSEG			
111471.	MOV MOVW CLR1 MOV EI	CRO1,#INTVL1-1	• • • • • • • •	clear enable TMO by CRO1 set interval time open INTCO1 mask timer start interrupt enable
	RET			
,	END			


(2) Program example with 8-bit timer/counter 2


This section presents an example program that generates time interval by using interrupt request INTC21.


(a) Operation

Fig. 3-3 shows the interval timer that generates interrupt request INTC21 at fixed intervals.

Fig. 3-3 Interval Timer Generating Interrupt Request INTC21







Interval time = $(n + 1) \times X/f_{CLK}$

where,

{N: $0 \le n \le FFH$ } X = 16, 32, 64, 128, 256, 512

Interrupt request INTC21 is generated when the 8-bit timer register TM2 contents coincide with those for 8bit compare register CR21. To generate the interrupt request at fixed intervals, TM2 must be cleared, when coincidence has taken place.

- (b) Program [label: IITVL2] ... Refer to (h) Program list
 - (i) The count clock for 8-bit timer/counter 2 is set to $f_{\rm CLK}/128.$
 - (ii) Clearing TM2 is enabled, when the TM2 contents coincide with those for CR21.
 - (iii) An interval time is set in CR21.
 - (iv) Interrupt request INTC21 is unmasked.
 - (v) The count operation for 8-bit timer register 2 (TM2) is enabled.

(c) Mode register setting

Prescaler mode register 1

	7	6	5	4	3	2	1	0		
PRM1	PRS23	PRS22	PRS21	PRS20	0 F	PRS12	2 PRS1	1 PRS10		when RESET
Setting									is 	input)
example		1	0		0	0	0	0	_]	
	L	ł		J				d		
					8 bit	t tir	mer/co	unter 1	·	
				L	PRS1	12 H	PRS11	PRS10	Timer speci	/counter 1 count clock frequency fications
					0		0	0		
					0		0	1	f _{CLK} /	16 (Note)
					0		1	0		
					0		1	1	f _{CLK} /	32
					1		0	0	f _{CLK} /	64
					1		0	1	f _{CLK} /	128
					1		1	0	f _{CLK} /	256
					1		1	1	f _{CLK} /	512 .
					8 bit	t tin	ner/co	unter 2		
					PRS2	23 H	PRS22	PRS21	PRS20	Timer/counter 3 count clock frequency specifications
					0		0	0	0	
					0		0	0	1	f _{CLK} /16
					0		0	1	0	
					0		0	1	1	f _{CLK} /32
					0		1	0	0	f _{CLK} /64
					0		1	0	1	f _{CLK} /128
					0		1	1	0	f _{CLK} /256
					0		1	1	1	f _{CLK} /512
					1		1	1	1	External clock (CI)


Note: f_{CLK} : Internal system clock frequency $(f_{XX}/2)$

Capture/compare register control register 2


	7	6	5		4 :	3 2	1	0 (0	OH when RESET
CRC2	MOD1	MODO	CLR	22		R21 0	0		input)
Setting example	0	0			1		0	0	
			MOD1	MODO	CLR22	CLR21	Timer ou	tput mode	TM2 alcon operation
			MODI	MODU	CLR22	CLR21	TO2	тоз	TM2 clear operation
			0	0	0	0	Toggle output	Toggle output	Not cleared
			0	0	0	1	Toggie output	Toggle output	Cleared when TM2 and CR21 registers coincide
			0	0	1	0	Toggle output	Toggle output	Cleared after cap- turing TM2 contents into CR22 register
			0	0	1	1	Toggle output	Toggle output	Cleared when TM2 and CR21 registers coincide or are cleared after cap- turing TM2 contents into CR22 register
			0	1	0	0	PWM output	Toggle output	Not cleared
			1	0	0	0	PWM output	PWM output	Not cleared
			1	1	0	1	PPG output	Toggle output	Cleared when TM2 and CR21 registers coincide

Note: No combination other than above is allowed.

Interrupt mask register H



Timer control register 1



(d) Input/output parameter

INTVL2: Sets a parameter that determines the interval time.

The count clock for the 8-bit timer/counter can be set to $f_{\rm CLK}/16$, $f_{\rm CLK}/32$, $f_{\rm CLK}/64$, $f_{\rm CLK}/128$, $f_{\rm CLK}/256$, $f_{\rm CLK}/512$, or the frequency of an external clock. In the example program presented in this section, it is fixed to $f_{\rm CLK}/128$.

The interval time that is determined by the parameter INTVL2 value can be calculated by the following expression:

Interval time = INTVL2 x x/f_{CLK} where, {INTVL2: $0 \leq$ INTVL2 \leq FFH} x = 16, 32, 64, 128, 256, 512

(e) Registers

No register is used.

(f) Program

An example program that generates interrupt request INTC21 at 3.2 ms intervals, where $f_{CLK} = 6$ MHz, is shown below.

Note that the count clock for 8-bit timer/counter 2 is set to $f_{\rm CLK}/128$ in this program.


To generate the interrupt request every 3.2 ms, the input parameter INTVL2 value should be as follows:

$$INTVL2 = \frac{3.2 \times 10^{-3}}{128/(6 \times 10^{6})}$$
$$= 150$$

Therefore, program an interval timer by defining an external definition and external reference directives, as follows:

	PUBLIC EXTRN	INTVL2 IITVL2 ·		PARAMETER PACKAGE
INTVL2	EQU	150	;	PARAMETER FOR INTERVAL
	CALL	! T VL2		

(g) Flowchart



3-20

NAME	IITV2M

	NAML	111120		
; ;***********************************				
•	PUBLIC EXTRN	I ITVL2 INTVL2	;	Compare data for interval timer
CMK21	EQU	MKOH.O	;	INTC21 mask flag
; TVL2:	CSEG			
	MOV MOV MOV CLR1 MOV EI	CRC2, #00011000B	; 2-: ;	select fclk/128 (TM2) clear enable TM2 by CR21 1) ; set interval time open INTC21 mask timer start interrupt enable
	RET			
,	END			

3.2 Programmable Rectangular Pulse Output

To output programmable rectangular pulses, basically the function of the interval timer is used. The signal output to an external device is inverted by an interrupt request signal. Therefore, the duty factor for the output pulse is 50%. This section presents an example program that outputs rectangular pulses through the TO1 pin by using a 16-bit timer/counter. When a 16-bit timer/counter unit is used, rectangular pulses, having a 2.6 microsecond resolution, can be output at a 2.6 microseconds to 174.8 milliseconds cycle, where $f_{\rm CLK} = 6$ MHz.

(1) Operation

Figure 3-5 is a blockdiagram that illustrates how the rectangular pulse is output from the TO1 pin.

Fig. 3-5 Rectangular Pulse Output from TO1 Pin





Fig. 3-6 Timing Chart



Rectangular pulse cycle = $(n + 1) \times 2 \times 8/f_{CLK}$

where,

 $\{n: 0 \leq n \leq FFFFH\}$

Interrupt request INTCO1 is generated, when the 16-bit timer register TMO contents coincide with those for 16-bit compare register CRO1. To generate the interrupt request at fixed intervals, therefore, TMO must be cleared, when coincidence has taken place.


Since the timer output is inverted by the interrupt request, the rectangular pulse cycle must be two times that output by the interval timer discussed in (1) in 3.1.1.

(2) Program [label: TOUT] ... Refer to (8) Program list

- (a) The TOI pin active level is set to low, and the timer output is enabled.
- (b) Since pin 35 is used as the TO1 pin, it is specified as a control port.
- (c) Clearing 16-bit timer register (TMO) is enabled, when the TMO contents coincide with those for 16-bit compare register CR01.
- (d) An interval cycle is set to CR01.
- (e) The TMO count operation is enabled.


(3) Mode register setting

Timer output control register




(Cont'd)		
	ENTO2	Specifies TO2 pin operation
	0	Outputs ALV2
	1	Enables pulse output
	ALV3	Specifies TO3 pin active level
	0	Low level
	1	High level
	ENTO3	Specifies TO3 pin operation
	0	Output ALV3
	1	Enables pulse output


Port 3 mode control register



Capture/compare control register 0



Timer control register 0



3-29

(4) Input/output parameter

INTVL3: Sets a parameter that determines the output rectangular pulse cycle.

Since the count clock for the 16-bit timer/counter is fixed to $f_{\rm CLK}/8$, the cycle for the rectangular pulse, that is determined by the value set as parameter INTVL3, can be calculated by the following expression:

Rectangular pulse cycle: INTVL3 x 2 x $8/f_{CLK}$ where, (INTVL3: 0 \leq INTVL3 \leq FFFFH)

(5) Registers

No register is used.

(6) Program

The example program shown below outputs rectangular pulses at a 1 kHz frequency.

This program generates interrupt request INTCO1 at 500 microsecond (2 kHz) intervals. Therefore, where $f_{CLK} = 6$ MHz, the input parameter INTVL3 value is as follows:


$$INTVL3 = \frac{500 \times 10^{-6}}{8/(6 \times 10^{6})}$$
$$= 375$$

3-30

Program example is :

	PUBLIC EXTRN	INTVL3 TOUT •		PARAMETER PACKAGE
INTVL3	EQU	375	;	PARAMETER FOR INTERVAL
	CALL	!TOUT		

(7) Flowchart



(8) Program list

NAME TOUTM

وجلوجا وبارجار مارجا

ency
ltput
y CRO1

3.3 Free-running Interval Timer

The free-running interval timer generates an interval by freerunning the timer and adding a certain value to the compare register during an interrupt processing.

In the following example, two compare registers are used to generate two different intervals for one timer. Two different timer outputs are made by these two intervals (timer output duty is 50%).

(1) Program example using the 16-bit timer/counter

In this program example, The INTCOO and INTCO1 interrupt sources are used and two different timer outputs are made from the TOO and TO1 pins.

(a) Operational outline

Figure 3-7 shows a blockdiagram for making timer outputs from the TOO and TO1 pins.

Fig. 3-7 Timer Outputs from TOO/TO1 Pins





Fig. 3-8 Timing Chart for Outputting Timer from TOO/TO1 Pins



Timer output interval

= n (m) x 2 x 8/f_{CLK} {n (m): $1 \leq n$ (m) \leq FFFFH}

When generating two intervals of different periods, the timer must be free run first. Afterwards, two timer outputs, having a certain interval, can be generated by adding a value corresponding to each interval period to the current compare register (CR00, CR01) value, when the INTCOO/INTCO1 interrupt is generated.

3-34

(b) Program description

Refer to (h), "Program List".

- (i) Initialization processing [label name: FRUN0]
 - Sets the active level for TOO and TO1 timer outputs to low level, and enables timer output.
 - (2) Specifies P34 and P35 as control ports, so that they can be used as the TOO and TOI output pins.
 - ③ Disables clearing the 16-bit timer register (TMO) by coincidence with the 16-bit compare register (CROO, CRO1) (free-running mode).
 - ④ Sets each interval to the 16-bit compare register (CR00, CR01).
 - (5) Releases masking for INTCOO and INTCOI interrupt requests.
 - (6) Enables count operation for 16-bit timer/counter.
- (ii) INTCOO interrupt processing [label name: INTCOO]
 - (1) Selects register bank 1.
 - (2) Adds the value corresponding to the interval period to the current compare register (CR00) value. Ignores overflow caused by the addition.
 - (3) Sets the sum to the compare register (CR00).

(iii) INTCO1 interrupt processing [label name: INTCO1]

- 1) Selects register bank 1.
- (2) Adds the value corresponding to the interval period to the current compare register (CR01) value. Ignores overflow caused by the addition.
- ③ Sets the sum to the compare register (CR01).

(c) Mode register setting examples


Timer output control register

	7	6	5	4	3	2	1	0	
TOC	ENT03	ALV3	ENT02	ALV2	ENT01	ALV1	ENTOO	ALV0	(00H when RESET
Setting example	0	0	0	0	1	0	1	0	⊣ is input)
								ENTOO	
							ALV1		specification ALVO output Enables pulse output pin active level
							0	Low 1	ification l evel level

(Cont'd)


El	NT01 TO1 pin operation specification
	0 ALV1 output
	1 Enables pulse output
ALV2	TO2 pin active level specification
0	Low level
1	High level
ENT02	TO2 pin operation specification
0	ALV2 output
1	Enables pulse output
ALV3	TO3 pin active level specification
0	Low level
1	High level
 ENT03	TO3 pin operation specification
0	ALV3 output
1	Enables pulse output

Port 3 mode control register




3-38


Capture/compare control register 0



Interrupt mask register L



Timer control register 0



- INTVL4: This value determines the interval of the timer output from the TOO pin. This value is added to the current compare register (CROO) value in the interrupt processing, each time an interrupt is generated.
- INTVL5: This value determines the interval for the timer output from the TO1 pin. This value is added to the current compare register (CRO1) value in the interrupt processing, each time an interrupt is generated.

The count clock of the 16-bit timer/counter is fixed to $f_{\rm CLK}/8$. Therefore, the timer output interval for the values set to INTVL4 and INTVL5 can be obtained by the following expression:

Timer output interval = INTVL4 (INTVL5) x 2 x $8/f_{CLK}$ {INTVL4 (INTVL5) : 0 \leq INTVL4 (INTVL5) \leq FFFFH}

(e) Registers used

AX (register bank 1)

(f) Program example

The following program example is to output 500 Hz timer from the TOO pin, and 1kHz timer from the TO1 pin. In this case, INTCOO is generated every 1ms, and INTCO1 is generated every 500 us.

If f_{CLK} is 6 MHz, the values for input parameters INTVL4 and INTVL5 will be as follows:


INTVL4 =
$$\frac{1 \times 10^{-3}}{8/(6 \times 10^{6})}$$

= 750
INTVL5 = $\frac{500 \times 10^{-6}}{8/(6 \times 10^{6})}$
= 375

.

The following shows program example.

	PUBLIC EXTRN	INTVL4,INTVL5 FRUNO	PARAM PACKA			
INTVL4 INTVL5	EQU EQU	750 375			compare compare	
	CALL	! FRUNO				



(h) Program list

NAME F_RUNO

;* 16bit-Timer / Counter * * free running interval timer ;* PUBLIC FRUNO EXTRN INTVL4, INTVL5 CMKOO EQU MKOL.4 ; INTCOO mask flag CMK01 EQU MKOL.5 ; INTCO1 mask flag INTCOOVT CSEG AT 00014H INTCOO ; INTCOO D₩ INTCO1VT CSEG AT 00016H ; INTCO1 D₩ INTCO1 CSEG FRUNO: MOV TOC, #00001010B ; timer output, active level low PMC3,#00110000B ; P3 control port MOV CRCO, #00010000B ; set timer free running mode MOV MOV₩ CROO, #INTVL4 set interval time MOVW CRO1, #INTVL5 set interval time open INTCOO mask CLR1 CMKOO CLR1 ; open INTCO1 mask CMK01 MOV TMCO, #00001000B ; start timer ΕI ; interrupt enable RET ;* INTCOO interrupt routine * INTCOO: SEL RB1 ; register bank change MOVW AX, CROO ADDW AX, #INTVL4 ; count INTCOO compare data MOVW CROO, AX RETI :* INTCO1 interrupt routine * INTCO1: SEL RB1 ; register bank change MOVW AX, CRO1 ADDW AX, #INTVL5 ; count INTCO1 compare data MOVW CR01, AX RETI ; END

(2) Program example using 8-bit timer/counter 2

In this program example, INTC20 and INTC21 interrupt sources are used and two different timer outputs are made from the TO2 and TO3 pins.

(a) Operational outline

Figure 3-9 shows a blockdiagram for making timer outputs from the TO2 and TO3 pins.

Fig. 3-9 Timer Outputs from TO2/TO3 Pins





Fig. 3-10 Timing Chart for Outputting Timer from TO2/TO3 Pins



Timer output interval

= n (m) x 2 x X/f_{CLK} {n (m) : $1 \le n$ (m) \le FFH} X = 16, 32, 64, 128, 256, 512

When generating two intervals with different periods, the timer must be free run first. Afterwards, two timer outputs having a certain interval can be generated by adding a value, corresponding to each interval period, to the current compare register (CR20, CR21) value, when the INTC20/INTC21 interrupt is generated. (b) Program description


Refer to (h), "Program List".

- (i) Initialization processing [label name: FRUN2]
 - Sets the active level for TO2 and TO3 timer outputs to low level, and enables timer output.
 - (2) Specifies P36 and P37 as control ports, so that they can be used as the TO2 and TO3 output pins.
 - (3) Disables clearing the 8-bit timer register (TM2) by coincidence with the 8-bit compare register (CR20, CR21) (free-running mode).
 - (4) Sets the count clock for 8-bit timer/counter 2 to $f_{CLK}/16$.
 - (5) Sets each interval to the 8-bit compare register (CR20, CR21).
 - (6) Releases masking of INTC20 and INTC21 interrupt requests.
 - (7) Enables count operation for 8-bit timer/ counter 2.
- (ii) INTC20 interrupt processing [label name: INTC20]
 - Adds the value corresponding to the interval period to the compare register (CR20). Ignores overflow caused by the addition.
- (iii) INTC21 interrupt processing [label name: INTC21]
 - Adds the value corresponding to the interval period to the compare register (CR21). Ignores overflow caused by the addition.

3 - 48

(c) Mode register setting examples






(Cont'd)

	ENT02	TO2 pin operation specification
	0	ALV2 output
	1	Enables pulse output
	ALV3	TO3 pin active level specification
	0	Low level
	1	High level
anna a sharan na sharan na ar sharan na ar sharan na shekaran a sharan a sharan a sharan a sharan a sharan sha	ENT03	TO3 pin operation specification
	0	ALV3 output
	1	Enables puise output

Port 3 mode control register




3-51

Capture/compare control register 2

	7	6	5	1	4 3	3 2	1	0	All when DECET
CRC2	MOD1	MODO	CLR:	22		R21 0	0	1	00H when RESET input)
Setting example	0	0	0				0	0	
			MOD1	MODO	CLR22	CLR21	Timer ou	tput mode	TM2 clear operation
			MODI	MODO	OLITZ Z	CLII21	TO2	тоз	
			0	0	0	0	Toggle output	Toggle output	Not cleared
			0	0	0	1	Toggle output	Toggle output	Cleared when TM2 and CR21 registers coincide
			0	0	1	0	Toggle output	Toggle output	Cleared after cap- turing TM2 contents into CR22 register
			0	0	1	1	Toggle output	Toggle output	Cleared when TM2 and CR21 registers coincide or are cleared after cap- turing TM2 contents into CR22 register
			0	1	0	0	PWM output	Toggle output	Not cleared
			1	0	0	0	PWM output	PWM output	Not cleared
			1	1	0	1	PPG output	Toggle output	Cleared when TM2 and CR21 registers coincide

Note: No combination other than above is allowed.

Prescaler mode register 1





	8-bit	timer/	counter	2	
	PRS23	PRS22	PRS21	PRS20	Timer/counter 3 count clock frequency specification
	0	0	0	0	
	0	0	0	1	f _{CLK} /16
	0	0	1	0	
	0	0	1	1	f _{CLK} /32
	0	1	0	0	f _{CLK} /64
	0	1	0	1	f _{CLK} /128
	0	1	1	0	f _{CLK} /256
	0	1	1	1	f _{CLK} /512
	1	1	1	1	External clock (CI)

Note: f_{CLK} : Internal system clock frequency ($f_{XX}/2$)

Interrupt mask register

(Cont'd) |





Remarks: This bit is reset only by the software.

(Cont'd)

CE2	Timer/counter 2 count operation control
0	Stops count operation with timer/counter cleared
1	Enables count operation

- (i) INTVL6: This value determines the interval for the timer output from the TO2 pin. This value is added to the current compare register (CR20) value in the interrupt processing, each time an interrupt is generated.
- (ii) INTVL7: This value determines the interval for the timer output from the TO3 pin. This value is added to the current compare register (CR21) value in the interrupt processing, each time an interrupt is generated.

The count clock of the 8-bit timer/counter 2 can be selected from $f_{CLK}/16$, $f_{CLK}/32$, $f_{CLK}/64$, $f_{CLK}/128$, $f_{CLK}/256$, $f_{CLK}/512$, and the external clock. In this program example, $f_{CLK}/16$ is selected. The timer output interval for the values set to INTVL6 and INTVL7 can be obtained by the following expression:

Timer output interval = INTVL6 (INTVL7) x 2 x $16/f_{CLK}$ {INTVL6 (INTVL7) : 0 \leq INTVL6 (INTVL7) \leq FFH}

(e) Registers used

None


(f) Program example

The following program example is to output 1.5 kHz timer from the TO2 pin, and 2.5 kHz timer from the TO3 pin. In this case, INTC20 is generated every 333 us, and INTC21 every 200 us. If $f_{\rm CLK}$ is 6 MHz, and the count clock is $f_{\rm CLK}/16$, the values of input parameters INTVL6 and INTVL7 will be as follows:

$$INTVL6 = \frac{333 \times 10^{-6}}{16/(6 \times 10^{6})}$$
$$= 125$$
$$INTVL7 = \frac{200 \times 10^{-6}}{16/(6 \times 10^{6})}$$
$$= 75$$

The following shows a program example.

	PUBLIC EXTRN	INTVL6, INTVL7 FRUN2 •	PARAMETER PACKAGE
INTVL6 INTVL7	EQU EQU	125 75	free running timer INTC20 compare data free running timer INTC21 compare data
	CALL	!FRUN2	



NAME F RUN2 ;* 8bit-Timer / Counter_2 * * free running interval timer :* PUBLIC FRUN2 EXTRN INTVL6, INTVL7 ; INTC20 mask flag CMK20 EQU MKOH.3 ; INTC21 mask flag CMK21 EQU MKOH.O INTC20VT CSEG AT 00012H D₩ INTC20 ; INTC20 INTC21VT CSEG AT 0001CH DW ; INTC21 INTC21 ; CSEG FRUN2: MOV TOC, #10100000B ; timer output, active level low MOV PMC3,#11000000B ; P3 control port MOV CRC2,#00010000B ; timer free running mode PRM1,#0000000B ; set prescaler fclk/16 MOV ; set interval time MOV CR20, #LOW(INTVL6) MOV CR21. #LOW(INTVL7) ; set interval time ; open INTC20 mask CLR1 CMK20 CLR1 CMK21 ; open INTC21 mask MOV TMC1,#1000000B ; start timer ΕI ; interrupt enable RET INTC20 interrupt routine * * INTC20: CR20, #LOW(INTVL6) ; count INTC20 compare data ADD RETI ;* INTC21 interrupt routine * INTC21: ADD CR21, #LOW(INTVL7) ; count INTC21 compare data RETI END

3.4 PWM/PPG Output

The uPD78214 series, 78218A series, 78234 series and 78244 series are provided with a PWM/PPG output function, which outputs variable duty square-wave using a timer interrupt request. In PWM output function, one interval is a period, during which the timer full-counts. In PPG output function, the width of one interval is determined by one of two coincidence signals generated by one timer.

(1) PWM output program example, using 16-bit timer/counter

The following program example is to output PWM wave (from TOO pin) whose pulse width is determined by the INTCOO interrupt request.

When changing the duty, set the value to determine the duty in the work area in the RAM and call the subroutine to change the duty.

(a) Operational outline

Figure 3-11 shows a blockdiagram for generating PWM output from the TOO pin.

Fig. 3-11 PWM Output from TOO Pin





Fig. 3-12 Timing Chart for Outputting PWM from TOO Pin



Remarks: ALVO = O

Pulse interval = 65536 x $8/f_{CLK}$ Pulse width = n x $8/f_{CLK}$ {n : 1 \leq n \leq FFFFH}

Since one output pulse interval is a period during which the 16-bit timer register (TMO) full-counts (FFFFH), the timer must be free-run. When $f_{CLK} = 6$ MHz, one interval is approximately 87.4 ms. When a duty modification request is generated, the value of the compare register (CROO), which determines the pulse width, is modified in the interrupt processing for the INTCOO interrupt request generated by the first coincidence of the timer register (TMO) and the compare register (CROO) after the duty modification request. Remarks: To simultaneously feed out two different PWM outputs from the TOO and TO1 pins, set two different values, corresponding to two different pulse widths, to the 16-bit compare registers (CR00, CR01). Two different PWMs can be simultaneously output by two interrupt requests (INTC00, INTC01) generated by coincidence of the 16-bit compare registers (CR00, CR01) and the 16-bit timer register (TM0).

In this program example, a 2-byte work area is used to store a value to determine the duty. When a duty modification request is generated, a value which determines the next duty will be stored in this area. The work area must be allocated in an area, where short direct addressing is possible.

Table 3-4 Work Area Used by PWM Output Program by TMO


Work area name	Function
DUTY1	Stores a value which determines the duty.

- (b) Program description
 - (i) Initialization processing [label name: PWM00]
 - Sets the active level for the TOO timer output to high level, and enables timer output.
 - Note: For PWM/PPG output, the active level becomes high level when the ALVO bit for the timer control register (TOC) is set to "0".

- (2) Specifies P34 as control port, so that it can be used as the TOO output pin.
- (3) Disables clearing the 16-bit timer register (TMO) by coinciding with the 16-bit compare register (CROO) (free-running mode), and sets the TOO pin to the PWM output mode.
- (4) Sets a value which determines the pulse width for the PWM output from the TOO pin in the 16-bit compare register (CR00).
- (5) Enables count operation for the 16-bit timer/ counter.
- (ii) Duty modification request processing
 [label name: C_DTY0]
 - (1) Clears the INTCOO interrupt request flag.
 - 2 Releases the masking for the INTCOO interrupt request.
- (iii) INTCOO interrupt processing [label name: INTCOO]
 - (1) Selects register bank 1.
 - (2) Modifies the value for the 16-bit compare register (CR00).
 - (3) Masks the INTCOO interrupt request.

(c) Mode register setting examples

Timer output control register




3-65


(Cont'd)

ENT02	TO2 pin operation specification						
0	ALV2 output						
1	Enables pulse output						
ALV3	TO3 pin active level specification						
0	Low level						
1	High level						
	· · · · · · · · · · · · · · · · · · ·						
ENT03	TO3 pin operation specification						
0	ALV3 output						
1	Enables pulse output						
	0 1 ALV3 0 1 ENT03 0						


Port 3 mode control register




Capture/compare control register 0



Interrupt mask register L



Timer control register 0



(Cont'd)

8-bit timer/counter 3

 CE3	Timer/counter 3 count operation control
0	Stops count operation with timer/counter cleared
1	Enables count operation

(d) Input parameter

DUTY1: Sets a value to determine the duty.


(e) Registers used

PWM00 processing : AX C_DTY0 processing : None Interrupt processing: AX (register bank 1)

(f) Program example

The following program example is to output PWM from the TOO pin and process the duty modification request. In the duty modification request processing example, it is assumed that a value to determine the duty for the next PWM output has been set in the AX register by some means.

	PUBLIC EXTRN	DUTY1 C_DTYO,PWMOO ·		
DUTY1_D DUTY1:		SADDR 2	; work area for dut	У
OUT00:	CSEG	• •		
	MOVW CALL EI	DUTY1,#7FFFH !PWMOO	; set first duty ; PWM initialize ro	utine
;	< <duty< td=""><td>modification</td><td>request>></td><td></td></duty<>	modification	request>>	
C_DTY:				
	MOVW CALL	DUTY1,AX !C_DTYO	; set next duty ; change duty routi	ne



NAME PWM_O

;* 16bit-Timer / Counter * PWM output * ;* PUBLIC PWMOO,C_DTYO EXTRN DUTY1 CMKOO EQU ; INTCOO mask flag MKOL.4 ; INTCOO request flag CIFOO EQU IFOL.4 INTCOOVT CSEG AT 00014H D₩ INTCOO ; INTCOO vector ; CSEG PWM00: TOC,#00000010B ; timer output,active level high PMC3,#00010000B ; P3 control port MOV MOV MOV CRCO, #01010000B ; TMO free funning mode MOVW AX, DUTY1 ; set first data of duty CROO, AX MOVW TMCO, #00001000B ; start timer MOV RET ; ***** request of change duty ***** C DTYO: ; clear request flag of INTCOO CLR1 CIFOO CLR1 CMKOO ; open mask of INTCOO RET ;* INTCOO interrupt routine ¥ INTCOO: SEL RB1 AX, DUTY1 ; set next data of duty MOVW MOVW CROO, AX CMKOO ; mask INTCOO SET1 RETI ; END

(2) PWM output program example using 8-bit timer/counter 2

The following program example is to output PWM wave (from the TO2 pin) whose pulse width is determined by the INTC20 interrupt request.

When changing the duty, set the value to determine the duty in the work area in the RAM and call the subroutine to change the duty.

(a) Operational outline

Figure 3-13 shows a blockdiagram for generating PWM output from the TO2 pin.

Fig. 3-13 PWM Output from TO2 Pin





Fig. 3-14 Timing Chart for Outputting PWM from TO2 Pin



Remarks: ALV2 = 0

Pulse interval = 256 x X/f_{CLK} Pulse width = n x X/f_{CLK} {n : $1 \le n \le FFH$ } X = 16, 32, 64, 128, 256, 512

Since one output pulse interval is a period during which the 8-bit timer register (TM2) full-counts (FFH), the timer must be free-run. One interval is determined by the timer count clock.

When a duty modification request is generated, the value for the compare register (CR20) which determines the pulse width, is modified in the interrupt processing for the INTC20 interrupt request generated by the first coincidence of the timer register (TM2) and the compare register (CR20) after the duty modification request.

Remarks: To simultaneously output two different PWM outputs from the TO2 and TO3 pins, set two different values corresponding to two different pulse widths to the 8-bit compare registers (CR20, CR21). Two different PWMs can be simultaneously output by two interrupt requests (INTC20, INTC21) generated by coincidence of the 8-bit compare registers (CR20, CR21) and the 8-bit timer register (TM2).

In this program example, a 1-byte work area is used to store a value to determine the duty. When a duty modification request is generated, a value which determines the next duty will be stored in this area. The work area must be allocated in the area where a short direct addressing is possible.

Table 3-5 Work Area Used for PWM Output Program by TM2


Work area name	Function						
DUTY3	Stores	а	value	which	determines	the	duty.

- (b) Program description
 - (i) Initialization processing [label name: PWM20]
 - Sets the active level for TO2 timer output to high level, and enables timer output.
 - Note: For PWM/PPG output, the active level becomes high level, when the ALV2 bit for the timer control register (TOC) is set to "0"
 - (2) Specifies P36 as control port, so that it can be used as the TO2 output pin.
 - ③ Disables clearing the 8-bit timer register (TM2) by coinciding with the 8-bit compare register (CR20) (free-running mode), and sets the TO2 pin to the PWM output mode.
 - (4) Sets count clock for the 8-bit timer/counter 2 to $f_{CLK}/16$.
 - (5) Sets a value which determines the pulse width for PWM output from the TO2 pin in the 8-bit compare register (CR20).
 - (6) Enables count operation for the 8-bit timer/ counter 2.
 - (ii) Duty modification request processing
 [label name: C_DTY2]
 - (1) Clears the INTC20 interrupt request flag.
 - 2 Releases the masking for the INTC20 interrupt request.

- (iii) INTC20 interrupt processing [label name: INTC20]
 - Modifies the value for the 8-bit compare register (CR20).
 - (2) Masks the INTC20 interrupt request.


(c) Mode register setting examples


Timer output control register



(Cont'd)

		ALV2 TO2 pin active level specification
		0 Low level
		1 High level
	ENT02	TO2 pin operation specification
	0	ALV2 output
	1	Enables pulse output
	ALV3	TO3 pin active level specification
	0	Low level
	1	High level
	<u></u>	
 ~	ENT03	TO3 pin operation specification
	0	ALV3 output
	1	Enables pulse output






Capture/compare control register 2

	7	6	5	1	4 3	3 2	1	0	Oll other DECET
CRC2	MOD1	MODO	CLR	22		R21 0	0	1	OH when RESET input)
Setting example	0	1	0		1		0	0	
		[T : 		
			MOD1	MODO	CLR22	CLR21	Timer out TO2	TO3	TM2 clear operation
			0	0	0	0	Toggle output	Toggle output	Not cleared
			0	0	0	1	Toggle output	Toggle output	Cleared when TM2 and CR21 registers coincide
			0	0	1	0	Toggle output	Toggle output	Cleared after cap- turing TM2 contents into CR22 register
		-	0	0	1	1	Toggle output	Toggle output	Cleared when TM2 and CR21 registers coincide or are cleared after cap- turing TM2 contents into CR22 register
			0	1	0	0	PWM output	Toggle output	Not cleared
			1	0	0	0	PWM output	PWM output	Not cleared
			1	1	0	1	PPG output	Toggle output	Cleared when TM2 and CR21 registers coincide

Note: No combination other than above is allowed.

Prescaler mode register 1





(Cont'd)

	8-bit timer/counter 2								
	PRS23	PRS22	PRS21	PRS20	Timer/counter 3 count clock frequency specification				
!	0	0	0	0					
	0	0	0	1	f _{CLK} /16				
	0	0	1	0					
	0	0	1	1	f _{CLK} /32				
	0	1	0	0	f _{CLK} /64				
	0	1	0	1	f _{CLK} /128				
	0	1	1	0	f _{CLK} /256				
	0	1	1	1	f _{CLK} /512				
	1	1	1	1	External clock (CI)				

Note: f_{CLK} : Internal system clock frequency ($f_{XX}/2$)

Interrupt mask register H







 CE2	Timer/counter 2 count operation control
0	Stops count operation with timer/counter cleared
.1	Enables count operation

(d) Input parameter

DUTY3: Sets a value to determine the duty.

(e) Registers used

None

(f) Program example

The following program example is to output PWM from the TO2 pin and process the duty modification request. In the duty modification request processing example, it is assumed that a value to determine the duty for the next PWM output has been set in the A register by some means.

PUBLIC DUTY3 EXTRN C_DTY2, PWM20

DUTY3_D DSEG SADDR DUTY3: DS 1 ; work area for duty

CSEG OUT20:

> MOV DUTY3,#7FH ; set first duty CALL !PWM20 ; PWM initialize routine El

; <<Duty modification request>>


•

•

•

C_DTY:

	•				
MOV CALL	DUTY3,A !C_DTY2	;	set	next	duty
UALL	10_D112				



NAME PWM_2

;* 8bit-Timer / Counter-2 * PWM output * ;* PUBLIC PWM20,C_DTY2 EXTRN CYCL2, DUTY3 CMK20 EQU MKOH.3 ; INTC20 mask flag CIF20 EQU IFOH.3 ; INTC20 request flag INTC20VT CSEG AT 00012H ; INTC20 vector D₩ INTC20 ; CSEG PWM20: MOV TOC, #00100000B ; timer output, active level high PMC3,#01000000B ; P3 control port CRC2,#01010000B ; TM2 free funning MOV MOV TM2 free funning mode MOV PRM1,#00110000B ; TM2 prescaler fclk/32 MOV CR20, DUTY3 ; set first duty MOV TMC1, #1000000B ; start timer RET ; ; ***** request of change duty ***** C_DTY2: CLR1 CIF20 ; clear request flag of INTC20 CLR1 CMK20 ; open mask of INTC20 RET :* INTC20 interrupt routine * INTC20: MOV ; set next duty CR20, DUTY3 SET 1 CMK20 ; mask INTC20 RETI END

(3) PPG output program example using 16-bit timer/counter

The following program example is to output PPG wave (from TOO pin) whose interval is determined by the INTCO1 interrupt request and the pulse width is determined by the INTCOO interrupt request.

When changing the duty, set the value to determine the duty in the work area in the RAM and call the subroutine to change the duty.

(a) Operational outline

Figure 3-15 shows a blockdiagram for generating PPG output from the TOO pin.





Fig. 3-15 PPG Output from TOO Pin

Fig. 3-16 Timing Chart for Outputting PPG from TOO Pin



Duty modification request

Remarks:
$$ALVO = O$$

Since one output pulse interval is a period from a coincidence occurrence for the 16-bit compare register (CR01) value and the 16-bit timer register (TMO) value the next coincidence, the timer is enabled to to be cleared by the TMO and CRO1 coincidence. The pulse width is a period from when the timer is cleared to when the 16-bit compare register (CR00) value and the 16-bit timer register (TMO) value are coincided. When a duty modification request is generated, the value for the compare register (CR00) which determines the pulse width, is modified in the interrupt processing for the INTCOO interrupt request generated the first coincidence of the timer register by (TMO)the compare register (CR00) after the and duty modification request.

In this program example, a 2-byte work area is used to store a value to determine the duty. When a duty modification request is generated, a value which determines the next duty will be stored in this area. The work area must be allocated in the area where a 'short direct addressing is possible.

Table 3-6 Work Area Used by PPG Output Program by TMO

Work area name	Function						
DUTY2	Stores a value which determines the duty.						

(b) Program description


Refer to (h), "Program list".

- (i) Initialization processing [label name: PPG00]
 - Sets the active level for TOO timer output to high level, and enables timer output.
 - Note: For PWM/PPG output, the active level becomes high level, when the ALVO bit for the timer control register (TOC) is set to "0"
 - ② Specifies P34 as control port, so that it can be used as the TOO output pin.
 - ③ Enables clearing the 16-bit timer register by coincidence of the 16-bit timer register (TMO) and the 16-bit compare register (CRO1), and sets the TOO pin to the PPG output mode.
 - ④ Sets a value which determines the interval for PPG output from the TOO pin in the 16-bit compare register (CR01), and a value which determines the pulse width for PPG output from the TOO pin in the 16-bit compare register (CR00).
 - (5) Enables count operation for the 16-bit timer/ counter.
- (ii) Duty modification request processing
 [label name: C_DTY0]
 - (1) Clears the INTCOO interrupt request flag.
 - 2 Releases masking for the INTCOO interrupt request.


(iii) INTCOO interrupt processing [label name: INTCOO]


- (1) Selects register bank 1.
- (2) Modifies the value of the 16-bit compare register (CR00).
- ③ Masks the INTCOO interrupt request.

(c) Mode register setting examples




Timer output control register







Capture/compare control register 0



Interrupt mask register L



Timer control register 0



(d) Input parameters

CYCLO: Sets a value which determines the PPG output interval from the TOO pin. DUTY2: Sets a value to determine the duty.

(e) Registers used


PPG00 processing : AX C_DTY0 processing : None Interrupt processing: AX (register bank 1)

(f) Program example

The following program example is to output PPG from the TOO pin and process the duty modification request. The interval is fixed to 12.5 Hz.

Remarks: When outputting PPG, INTCOO and INTCO1 generation timings and PPG output timing are as shown in Fig. 3-17.

Fig. 3-17 PPG Output Timing (TMO)




The timer output inverts after one timer count of the INTCO1 generation, which determines the interval. Therefore, the value set to the compare register (CRO1) must be a value calculated for the interval minus 1. The following shows a program example. In the duty modification request processing example, it is assumed that a value to determine the next duty has been set in the AX register by some means.

	PUBLIC EXTRN	DUTY2,CYCLO C_DTYO,PPGOO		
CYCLO	EQU	59999	• •	PPG output cycle
DUTY2_D DUTY2:	DSEG DS	SADDR 2	,	work area for duty
OUTOO:	CSEG	•		
	MOVW CALL EI	DUTY2,#7FFFH !PPGOO		set first duty PPG initialize routine
;	< <duty< td=""><td>modification</td><td>requ</td><td>lest>></td></duty<>	modification	requ	lest>>

C_DTY:

MOVW Call	DUTY2,AX !C_DTYO	. ,	set	next	duty	
	•					



NAME PPG_0 ;* 16bit-Timer / Counter * ;* PPG output * PUBLIC PPGOO, C_DTYO EXTRN CYCLO, DUTY2 ; INTCOO mask flag EQU MKOL.4 CMKOO EQU IFOL.4 ; INTCOO request flag CIFOO INTCOOVT CSEG AT 00014H D₩ INTCOO ; INTCOO vector ; CSEG PPG00: MOV TOC, #00000010B ; timer output, active level high PMC3, #00010000B ; P3 control port MOV CRCO, #11011000B ; TMO PPG output mode MOV ; set output cycle MOVW CR01, #CYCLO AX, DUTY2 MOVW ; set first output duty MOVW CROO, AX MOV TMCO, #00001000B ; start timer RET ***** request of change duty ***** ; C_DTYO: CLR1 CIFOO ; clear request flag of INTCOO CLR1 ; open mask of INTCOO CMKOO RET ;* INTCOO interrupt routine * INTCOO: SEL RB1 MOVW AX, DUTY2 ; set data of duty CROO, AX MOVW SET 1 CMKOO ; mask INTCOO RET I END

(4) PPG output program example using 8-bit timer/counter 2

The following program example is to output PPG wave (from TO2 pin) whose interval is determined by the INTC21 interrupt request and pulse width is determined by the INTC20 interrupt request.

When changing the duty, set the value to determine the duty in the work area in the RAM and call the subroutine to change the duty.

(a) Operational outline

Figure 3-18 shows a blockdiagram for generating PPG output from the TO2 pin.





Fig. 3-18 PPG Output from TO2 Pin

Fig. 3-19 Timing Chart for Outputting PPG from TO2 Pin



Duty modification request

Remarks: ALV2 = 0

Pulse interval = (m + 1) x X/f_{CLK} {m : $2 \le m \le FFH$ } X = 16, 32, 64, 128, 256, 512 Pulse width = n x X/f_{CLK} {n : $1 \le n \le FFH$ }

However, pulse width (CR20) \leq pulse interval (CR21)

Since one output pulse interval is a period from a occurrence of coincidence of the 8-bit compare register (CR21) value and the 8-bit timer register (TM2) value the next coincidence, the timer is enabled to to be cleared by the coincidence of TM2 and CR21. The pulse width is a period from when the timer is cleared to when the 8-bit compare register (CR20) value and the 8bit timer register 2 (TM2) value are coincided. When a duty modification request is generated, the value of the compare register (CR20), which determines the pulse width, is modified in the interrupt processing for the INTC20 interrupt request generated by the first coincidence of the timer register (TM2) the compare register (CR20) after the and duty modification request.

In this program example, a 1-byte work area is used to store a value to determine the duty. When a duty modification request is generated, a value which determines the next duty will be stored in this area. The work area must be allocated in an area where short 'direct addressing is possible.

Table 3-7 Work Area Used by PPG Output Program by TM2

Work area name	Function					
DUTY4	Stores a value which determines the duty.					


(b) Program description

Refer to (h), "Program list".

- (i) Initialization processing [label name: PPG20]
 - Sets the active level for TO2 timer output to high level, and enables timer output.
 - Note: For PWM/PPG output, the active level becomes high level when the ALV2 bit for the timer control register (TOC) is set to "0".
 - (2) Specifies P36 as control port, so that it can be used as the TO2 output pin.
 - (3) Enables clearing the 8-bit timer register (TM2) by coincidence of the 8-bit timer register (TM2) and the 8-bit compare register (CR21), and sets the TO2 pin to the PPG output mode.
 - (4) Specifies the 8-bit timer/counter 2 count clock to $f_{CLK}/64$.
 - (5) Sets a value which determines the interval for PPG output from the TO2 pin in the 8-bit compare register (CR21), and a value which determines the pulse width for PPG output from the TO2 pin in the 8-bit compare register (CR20).
 - 6 Enables count operation of the 8-bit timer/ counter 2.

- (ii) Duty modification request processing
 [label name: C_DTY2]
 - (1) Clears the INTC20 interrupt request flag.
 - (2) Releases the masking of the INTC20 interrupt request.
- (iii) INTC20 interrupt processing [label name: INTC20]
 - Modifies the value for the 8-bit compare register (CR20).
 - (2) Masks the INTC20 interrupt request.

(c) Mode register setting examples




Timer output control register



ENT02	TO2 pin operation specification
0	ALV2 output
- 1	Enables pulse output .
ALV3	TO3 pin active level specification
0	Low level
1	High level
ENT03	TO3 pin operation specification
0	ALV3 output
1	Enables pulse output

Port 3 mode control register




3-111

Capture/compare control register 2

	7	6	5	1	4 :	3 2	1	0	00H when RESET
CRC2	MOD1	MODO	CLR	22		R21 0	0		s input)
Setting example	1	1			1		0	0	
			MOD1	MODO	CLR22	CLR21	Timer out	put mode	- TM2 clear operation
			MODI	MODU	CLR22	CLN2 I	TO2	TO3	IMA CIERT OPERATION
			0	0	0	0	Toggle output	Toggle output	Not cleared
			0	0	0	1	Toggle output	Toggle output	Cleared when TM2 and CR21 registers coincide
			0	0	1	0	Toggle output	Toggle output	Cleared after cap- turing TM2 contents into CR22 register
			0	0	1	1	Toggle output	Toggie output	Cleared when TM2 and CR21 registers coincide or are cleared after cap- turing TM2 contents into CR22 register
			0	1	0	0	PWM output	Toggle output	Not cleared
			1	0	0	0	PWM output	PWM output	Not cleared
			1	1	0	1	PPG output	Toggle output	Cleared when TM2 and CR21 registers coincide

Note: No combination other than above is allowed.

Prescaler mode register 1





(Cont'd)

	8-bit timer/counter 2								
·····	PRS23	PRS22	PRS21	PRS20	Timer/counter 3 count clock frequency specification				
	0	0	0	0					
	0	0	0	1	f _{CLK} /16				
	0	0	1	0					
	0	0	1	1	f _{CLK} /32				
	0	1	0	0	¹ CLK ^{/64}				
	0	1	0	1	f _{CLK} /128				
	0	1	1	0	f _{CLK} /256				
	0	1	1	1	f _{CLK} /512				
	1	1	1	1	External clock (CI)				

Note: f_{CLK} : Internal system clock frequency ($f_{XX}/2$)

Interrupt mask register





Remarks: This bit is reset only by the software.



CE2	Timer/counter 2 count operation control
0	Stops count operation with timer/counter cleared
1	Enables count operation

(d) Input parameters

CYCL2: Sets a value which determines the PPG output interval from the TO2 pin. DUTY4: Sets a value to determine the duty.

(e) Registers used

None

(f) Program example

The following program example is to output PPG from the TO2 pin and process the duty modification request. The interval is fixed to 750 Hz.

Remarks: When outputting PPG, INTC20 and INTC21 generation timings and PPG output timing are as shown in Fig. 3-20.





Fig. 3-20 PPG Output Timing (TM2)

3-117

The timer output inverts after one timer count of the INTC21 generation, which determines the interval. Therefore, the value set to the compare register (CR21) must be a value calculated for the interval minus 1. The following shows a program example. In the duty modification request processing example, it is assumed that a value to determine the next duty has been set in the A register by some means.

	PUBLIC EXTRN	DUTY4,CYCL2 C_DTY2,PPG20 ·	
CYCL2	EQU	124	; PPG output cycle
DUTY4_D DUTY4:		SADDR 1	; work area for duty
OUT20:	CSEG		
	MOV CALL EI	DUTY4,#40H !PPG20	; set first duty ; PPG initialize routine
• 3	< <duty< td=""><td>modification</td><td>request>></td></duty<>	modification	request>>
C_DTY:			
	MOV Call	DUTY4,A !C_DTY2	; set next duty ; change duty routine



3-119

NAME PPG_2 ;* 8bit-Timer / Counter-2 * PPG output * ;* ; PUBLIC PPG20,C_DTY2 EXTRN CYCL2, DUTY4 MKOH.3 CMK20 ; INTC20 mask flag EQU CIF20 IFOH.3 ; INTC20 request flag EQU INTC20VT CSEG AT 00012H ; INTC20 vector INTC20 D₩ CSEG PPG20: MOV TOC, #00100000B ; timer output, active level high PMC3,#01000000B ; P3 control port CRC2,#11011000B ; TM2 PPG mode PRM1,#01000000B ; TM2 prescaler fclk/64 MOV MOV MOV CR21, #LOW(CYCL2) ; set cycle MOV ; set first duty MOV CR20, DUTY4 MOV TMC1, #1000000B ; start timer RET ; ***** request of change duty ***** C_DTY2: ; clear request flag of INTC20 CLR1 CIF20 ; open mask of INTC20 CLR1 CMK20 RET ;* INTC20 interrupt routine ж INTC20: ; set next duty MOV CR20, DUTY4 ; mask INTC20 SET 1 CMK20 RETI ; END

3.5 Software Triggered One-shot Pulse Output


The 16-bit timer/counter (TMO) is provided with the software triggered one-shot pulse output function. A trigger is set by the software for outputting a one-shot pulse from the TOn (n=0, 1) pin. The software triggered one-shot pulse output is provided in these products:

. uPD78218A series, uPD78234 series, uPD78244 series

(1) Operation outline

The timing chart in Fig. 3-21 shows an example of outputting a one-shot pulse from the TOO pin.

Fig. 3-21 Typical Example of Outputting One-Shot Pulse from TOO Pin



Remarks: When ALV0=1 (Active High)

A software trigger (setting the STO bit for the OSPC register) causes outputting active level from the TOO pin. After the timer (TMO) count operation is started, the active level is maintained until the TMO count value coincides with the value set to the CROO.

When TMO and CROO coincide, TOO inverts (inactive level output).

When INTCOO interrupt is generated, the timer (TMO) count operation stops. TOO continues to output inactive level, until the software trigger is set again.

(2) Program explanation

- (a) Processing outline (refer to (7), "Program example")
 - (i) Initialization processing Initializes the one-shot pulse output, and enables interrupt.
 - (ii) Software trigger setting processing

Enables one-shot pulse output, and starts timer (TMO) count operation.

(iii) INTCOO interrupt processing

Stops timer (TMO) count operation.

(b) RAM used

None.

(3) Input/output parameter

None.


(4) Registers

No register is used.

(5) Stacks


No stack is used.

```
(6) Mode register setting example
```




Port 3 mode control register

Capture/compare control register 0



One-shot pulse output control register




(Cont'd)

 ST1	RT1	TO1 output control
0	0	Does not change output
0	1	Outputs inactive level to TO1
1	0	Outputs active level to TO1
1	1	Not allowed

- Remarks 1: RTO, STO, RT1, and ST1 bits are write-only, and 0 is read out if read operation.
 - 2: Disabling/enabling pulse output from pins and active level specifications are implemented using the timer output control register (TOC).


Timer output control register



(Cont'd)


ENT01	TO1 pin operation specification
0	Outputs ALV1
1	Enables pulse output
-	ols timer output (TO2, TO3) by 8-bit 'counter 2.

Interrupt mask register L



3-129

Timer control register 0



(7) Program example

The following program example shows an example of outputting 500us one-shot pulse from the TOO pin. In this case, the setting value to the compare register (CR00) is calculated as follows:

500 2	x 1	.0 ⁻⁶	 075	
8/(6	х	10 ⁶)	 375	

When setting a software trigger in an interrupt processing, one-shot pulse can be output by the program as shown below. However, initialization of interrupt (such as releasing masking) is not included, so that it must be added.

		:	
OSPWID	EQU	375	; one-shot pulse width
;	*** IN	ITIALIZATION ***	
	MOV MOV MOVW MOVW CLR1 EI	PMC3, #00010000B CRC0, #00010000B OSPC, #00000001B CR00, #0SPWID TOC, #00000011B CMK00	; set TOO output mode ; set TOO timer out, disable clear TMO ; set TOO one-shot pulse output mode ; set one-shot pulse width ; set TOO high active, enable output ; open INTCOO mask ; enable interrupt
; [NT:	*** SO	FTWARE TRIGGER SETTING	***
	SET1 MOV	STO TMCO,#00001000B : :	; output active level from TOO ; start TMO
	RETI		

; INTCOO:	***	INTC00	INTERRUPT	PROCESS	***	
	MOV		0,#0000000	В	; stop	TMO
		:				
		:				
	RET I					
		:				
		:				

3.6 Pulse Cycle Measurement


As example program, that measures the cycle for a pulse by using a 16-bit timer/counter, is given in this section.

The cycle for an external pulse, that is input to the external interrupt request input pin INTP3, is detected and measured. The pulse input width to the INTP3 pin must be at least 12 system clocks (2 microseconds, where $f_{CLK} = 6$ MHz), regardless of whether the level is high or low. If the pulse width is less than 12 system clocks, the specified edge of the pulse cannot be detected and, thus, the pulse is not captured.

The example program introduced in this section can measure a pulse cycle of 2 microseconds to 87.4 milliseconds (where $f_{CLK} = 6$ MHz) with a 1.3 microsecond resolution.

(1) Operation

As illustrated in Fig. 3-22, the 16-bit timer register (TMO) value is captured to capture register (CRO2) in synchronization with the specified edge (in this example, the rising edge) of the signal input to the INTP3 pin. The captured edge is retained in the capture register. The pulse cycle is obtained as follows: First, the difference is calculated between the count value for TMO (D_n) , which has been captured and retained in capture register (CRO2) at the nth edge, and the count value at the n-1th edge (D_{n-1}) . Then, this difference is multiplied by the count clock $(8/f_{\rm CLK})$. The product is the pulse cycle.



Pulse interval = $(D_{n+1} - D_n) \times 8/f_{CLK}$

In the example program in this section, the rising edge of the signal input to the INTP3 pin is detected and the signal cycle is measured. The measurement range is from 2 microseconds to 87.4 milliseconds, because overflow is not taken into consideration. (2) Program ... Refer to (7) Program list

(a) Foreground processing [label: PULSE]


- (i) The rising edge for the INTP3 input is regarded as the valid edge.
- (ii) Clearing 16-bit timer register (TMO), when the TMO contents coincide with those for 16-bit compare register (CRO1), is inhibited.
- (iii) Work area CAPWK, in which the previously captured value is stored, and work area WIDTH, in which the result of pulse cycle calculation is stored, are cleared.
- (iv) The count operation for 16-bit timer register (TMO) is enabled.
 - (v) Interrupt request INTP3 is unmasked.
- (b) Background processing [label: PLSANA]

This is vector interrupt processing for interrupt request INTP3.


- (i) The value previously captured to register BC is read.
- (ii) The captured value is read from 16-bit capture register (CR02) to register AX. The AX register value is stored in work area CAPWK, where the captured value is to be stored.
- (iii) The difference between the AX register value and the BC register value is calculated. The result of this calculation is stored in work area WIDTH as the pulse cycle.

(3) Mode register setting

External interrupt mode register 1




Capture/compare control register 0




3-137

Timer control register 0



3 - 138

Interrupt mask register L





(4) Input/output parameter

WIDTH: Generates a hexadecimal value for the pulse cycle. Because work areas CAPWK and WIDTH are accessed by an instruction in the short direct accessing mode, they must be located in an address range (FE20H to FEF7H) to which the short direct addressing is applicable.

(5) Registers

No register is used.





(7) Program list

NAME PULSEM

	NAME	PULSEM		
;* 16bit ;*	t-Timer / measure	′Counter Unit pulse cycle		**************************************
;		PULSE,PLSANA CAPWK,WIDTH	• •	work area
PMK3	EQU	MKOL.3	;	INTP3 mask flag
	CSEG			
PULSE:	MOV	INTM1,#00000001B	}	
	MOV MOVW MOVW	CRCO,#00010000B CAPWK,#0 WIDTH,#0	;	INTP3's enable edge is rise clear disable TMO by CRO1 clear result
	MOV Clr1 Ei	TMCO,#00001000B PMK3	;	timer start open INTP3 mask interrupt enable
	RET			
, PLSANA :	PUSH PUSH MOVW MOVW MOVW SUBW MOVW	BC AX AX, CAPWK BC, AX AX, CRO2 CAPWK, AX AX, BC WIDTH, AX	;	save register read last caputure data caputure read save caputure data
	POP POP	AX BC	;	restore data
	RET			
;	END			

CHAPTER 4 PWM OUTPUT UNIT PROGRAM EXAMPLE (uPD78234)


The uPD78234 series is provided with the PWM output unit. Two channels of 12-bit resolution PWM output can be obtained from PWMO and PWM1 pins.

Generally, the PWM output signal is shaped through a low-pass filter and is used for voltage control.

(1) Operation outline

The timing chart in Fig. 4-1 shows an example of outputting PWM from the PWM0 pin.


Fig. 4-1 Timing Chart for Outputting PWM from PWMO Pin



Remarks: When ALVO=1 l(active high)

The PWM output pulse width is determined by a value (16-bit) set to the PWM modulo register (PWMO).

As shown in Fig. 4-2, an 8-bit PWM signal (counted by the 8bit down counter) can be output 16 times (counted by 4-bit down counter) to obtain 12-bit resolution. The PWM output is output 16 times in one PWM output cycle. Fig. 4-2 PWM Output Function Block Diagram



One PWM output cycle is as indicated below. Therefore, PWM output pulse width is changed in this cycle.

 $1/f_{CLK} \times 2^{12}$ (4096) \Rightarrow 682.7 us ($f_{CLK} = 6$ MHz)

- (2) Program explanation
 - (a) Processing outline (refer to (7) "Program example")
 - (i) Sets initial pulse width for PWM output, and enables PWM output.
 - (ii) Changes PWM pulse width. Then continue to output this pulse until the value set to the modulo register (PWMO) is modified.
 - (b) RAM used

None.

(3) Input/output parameter

None.

(4) Register used


None.

(5) Stack used

None.

(6) Mode register setting example

PWM control register



(7) Program example

The following program is to output 80% duty PWM signal from the PWMO pin. In this case, the value to be set to the PWM modulo register (PWMO) is calculated as follows:

 $(4096 \times 0.8) - 1 = 3275.8$ $\Rightarrow 3276 (CCCH)$

:

:

The following program can output an 80% duty PWM pulse.

MOVW	P₩MO,#0000H	;	set PWMO duty 0%
MOV	PWMC,#00000111B	;	high active, 16 cycle, enable output
MOVW	PWMO,#OCCCOH	;	set PWMO duty 80%
	•		

Notes: When setting a value to the modulo registers (PWMO, PWM1), the value must be set in 16-bit format (the lower 4 bits will be ignored).

CHAPTER 5 ASYNCHRONOUS SERIAL INTERFACE PROGRAM EXAMPLES

The 78K/II series asynchronous serial interface (UART) baud rate can be set in three different ways, depending on the device category. Table 5-1 shows the baud rate setting procedure for each device category.

Table 5-1 78K/II UART Baud Rate Setting Method

		Device category					
	Setting procedure	uPD78214 series uPD78218A series uPD78234 series uPD78234 series	uPD78224 series				
8-bit time generator*	r/counter 3 (internal baud rate)	0	0				
	Baud rate generator input clock	0	x				
Baud rate generator	Baud rate generator input clock + Frequency divider counter	0	х				

*: uPD78224

The following introduces a UART program example, using the above three different baud rate setting procedures.

Description is made for each item in the following manner; (a) uPD78214 series, 78218A series, 78234 series, 78244 series, (b) uPD78224 series. For the uPD78214 series, 78218A series, 78234 series, 78244 series, both (a) and (b) programs can be used. The program examples are for connection with the character display terminal (MD-910TM).

These programs receive characters from the MD-910TM keyboard and sends them to the MD-910TM to display on the screen.

5.1 Operation Outline

Fig. 5-1 shows how to connect the 78K/II series to the MD-910TM. The software operates in the loop back mode. The data lines (TXD, RXD) and handshake lines (\overline{CTS} , \overline{RTS}) are cross connected.

Fig. 5-1 Connection of 78K/II Series and MD-910TM




Table 5-2 indicates specifications, except for the baud rate.

Table 5-2 UART Program Example Specifications

Item	Specifications				
Stop bits	2 bits				
Character bits	8 bits				
Parity bits	None				
CTS pin	P35				
RTS pin	P34				

The following three work areas are used in this program. The work areas must be located in an area where short direct addressing is possible.

Table 5-3 Work Area Used by UART Program Example

Work area name	Application
RCV_DT	Receive data work area
TRN_DT	Transmit data work area

Table 5-4 Flags Used by UART Program Example

Flag name	Application					
RCVFLG	Receive completion flag					

5.2 Program Description

- (1) Initialization processing
 [label name: ASY214, ASY220]
 - (i) Uses P30 and P31 as control ports (RXD, TXD).
 - (ii) Sets RTS to "1" to release transmit request. In this case, no transmission is made from the MD-910TM.
 - (iii) Sets P35 (used as CTS pin) as input port, and sets P34 (used as RTS pin) as output port.
 - (iv) Initializes the asynchronous serial interface mode register.
 - (v) Sets the serial clock (baud rate). In these program examples, the settings are made in different ways, depending on the device category (uPD78214, uPD78220).
 - (vi) In the transmission processing, completion of the previous transmission is checked by the STIF (UART transmission complete) interrupt request flag. Therefore, the STIF interrupt flag must be set to "1" in advance.

For the UART of the 78K/II series, the STIF flag will not be set to "1" by the shift register (TXS) being empty. The STIF flag is set to "1" only when the data written to the shift register (TXS) is completely sent.

- (vii) Releases the masking of the INTSR (UART receive complete) interrupt request.
- (viii) Enables interrupt.
 - (ix) Sets $\overline{\text{RTS}}$ to "O" to make a transmit request.

(2) Receive processing [label name: RECIV]

- (i) Sets RTS to "1" to release transmit request.
- (ii) Reads receive data into the A register from the receive buffer (RXB).
- (iii) Stores the receive data into the memory.
- (iv) Sets the receive complete flag (RCVFLG) to "1".


5-4


- Remarks: If a receive error occurs in the UART for the 78K/II, both the INTSR (UART receive complete) flag and the INTSER (UART receive error) flag will be set to "1" at a time. In this case, if both of these flags are to be processed by vector interrupt, INTSER will be accepted first. This is because INTSER has a higher priority.
- (3) Transmit request processing [label name: CLRRTS]
 - (i) Sets $\overline{\text{RTS}}$ to "O" to make a transmit request to the MD-910TM.
- (4) Transmit processing [label name: TRANS]
 - (i) Checks the completion of previous transmission by the STIF flag. STIF being set to "1" is awaited.
 When STIF is set to 1, checks the next CTS after clearing.
 - (ii) Checks that the MD-910TM is ready to receive. CTS becoming "0" is awaited.
 - (iii) Writes transmit data to the shift register (TXS).

5.3 Mode Register Setting Example


(a) Program for uPD78214

Asynchronous serial interface mode register







Baud rate generator control register




Baud rate = $f_{XX}/2 \times 1/(m + 1) \times 1/n \times 1/16$ f_{XX}: System clock frequency Port 3 mode control register






Interrupt request flag register H



5 - 10


Interrupt mask register H




5-11

(b) Program for uPD78224

Asynchronous serial interface mode register





Note: f_{CLK} : Internal system clock frequency $(f_{XX}/2)$


Prescaler mode register 0

	7	6	5	4	3 2	1	0				
PRMO Setting example	PRS3	PRS2	PRS	I PRSO	0 0 1 1 0 0		0				
	L] 8-bit t	imer/co	unter 3	Note				
				PRS3	_	PRS1	PRS0		uPD78224		
				PRS33	PRS32	PRS31	PRS30	Other than above	-		
			0	0	0	0	£ / 9	£ / 9			
				0	0	0	1	f _{CLK} /8	f _{CLK} /8		
				0	0	1	0	f _{CLK} /16	f _{CLR} /16		
				0	0	1	1	f _{CLK} /32	f _{CLK} /32		
					0	1	0	0	f _{CLK} /64		
				0	1	0	1	f _{CLK} /128	Not allowed		
				0	1	1	0	f _{CLK} /256			
				0	1	1	1	f _{CLK} /512			
				1	0	0	0				
					0	0	1	Not allowed	High speed transfer mode		
				1	0	1	0	NUL ALIUWEU	vianoiei muud		
				1	0	1	1				
				1	1	x	х	Not al	lowed		

Note: Internal baud rate generator in case of uPD78224. Remarks: f_{CLK}: Internal system cock


5-14

Timer control register 0




2: Internal baud rate generator for the uPD78224.


Port 3 mode control register




Port 3 mode register



Interrupt request flag register H



Interrupt mask register H



5-18

(1) Parameters common to the both device categories

Input

TRN_DT: Transmit data. Set the transmit data in this memory and call [TRANS].

Output

- RCV_DT: Receive data is stored in this memory.
- RCVFLG: Receive complete flag. This flag is set to "1" each time a byte is received by the INTSR interrupt processing.
- (2) Input parameters for each device
 - (a) Program for uPD78214
 - BRGCD: Value set to the baud rate generator control register (BRGCD). The baud rate generator input clock and its dividing ratio are set. The baud rate is calculated in the following manner:

Doud	roto	_	rate	generator	count	clock		1		_1
Baud	rate	=	 	k + 1			х	n	х	16

- k : Setting value of MDL3 to MDL0 bits for the BRGC register
- 1/n: Frequency divider tap

Therefore, the BRGCD value is determined by the k and n values.

(b) Program for uPD78224

PRMOD: Value set to the prescaler mode register (PRMO). This value determines the count clock for the internal baud rate generator.

CR30D: Value set to the 8-bit compare register (CR30).

The baud rate is calculated in the following manner:

Baud rate = $\frac{\text{Internal baud rate generator count clock}}{\text{CR30 + 1}} \times \frac{1}{2} \times \frac{1}{16}$

Therefore, the CR30 value is determined in the following manner.

 $CR30 = \frac{Count clock}{Baud rate} \times \frac{1}{2} \times \frac{1}{16}$

(3) Registers used

(i)	ASY214,	ASY210,	:	None	
(ii)	RECIV		:	Register	А
(iii)	CLRRTS		:	None	
(iv)	TRANS		:	Register	А

(4) Program examples

The previous program examples covered the UART initialization processing and transmit/receive processing. The following program examples are to set the baud rate and call the loop back processing.

(a) Program for uPD78214

This program example is to performed communication with the MD-910TM at 9600bps ($f_{CLK} = 6$ MHz).

$$9600 = \frac{6 \times 10^8}{k+1} \times \frac{1}{n} \times \frac{1}{16}$$

From this expression, k is 9 and n is 4. Therefore, the baud rate generator count clock frequency is $f_{CLK}/10$, and the frequency divider tap is 1/4. Therefore, the value set to input parameter BRGCD becomes "10100100B".

In this case, the actual baud rate generated will be as calculated below. Therefore, the error will be -2.3% for 9600bps.

Baud rate =
$$\frac{6 \times 10^6}{9+1} \times \frac{1}{4} \times \frac{1}{16} = 9375$$
 (bps)

The following is a program example.

	PUBLIC PUBLIC PUBLIC	TRN_DT,RCV_DT RCVFLG BRGCD				DATA WORK Flag
	EXTRN EXTRN	ASY214 TRANS, RECIV, CLF ·	R1	S		PACKAGE Package
	STOP BI	ER LENGTH :	2	0600bps 2bit 8bit 10 PARITY		
BRGCD	EQU	10100100B	;	BRGC DATA (9600bps,fc)	l k /	/5)
RCVFLG	BSEG DBIT		.,	RECEIVE FLAG		
ASY14_D TRN_DT: RCV_DT:	DS	SADDR 1 1		TRANSMIT DATA Receive data		
INTSRVT	CSEG DW	AT 00022H INTSR ·	.,	INTSR		
SER_L1:	CALL	!ASY214	;	<<< ASY214 >>>		
SER_LI.	BTCLR BR	RCVFLG,\$SER_J1 \$SER_L1	,	CHECK RECEIVE FLAG		
SER_J1:	MOV CALL CALL BR	TRN_DT, RCY_DT !TRANS !CLRRTS SER_L1	;	TRANS DATA <<< TRANS >>> <<< CLRRTS >>>		
INTSR:	CALL RET I	! REC I V	;	<<< RECIV >>>		

This program example is to performed communication with the MD-910TM at 4800bps ($f_{CLK} = 5$ MHz). If the internal baud rate generator count clock is specified to $f_{CLK}/16$, the value set to input parameter CR30D is calculated in the following manner. This method can also be used in the uPD78214.


CR30D =
$$\frac{5 \times 10^6/16}{4800} \times \frac{1}{16} \times \frac{1}{2} - 1 \div 1$$


If "1" is set to CR30D, the actual baud rate generated will be as calculated below. Therefore, the error will be -1.7% for 4800bps.

Baud rate =
$$\frac{5 \times 10^6 / 16}{1 + 1} \times \frac{1}{16} \times \frac{1}{2} \div 4883$$
 (bps)

	PUBLIC	TRN_DT,RCV_DT RCVFLG PRMOD,CR30D		DATA WORK Flag
	EXTRN EXTRN	ASY220 TRANS, RECIV, CLR °	RTS	PACKAGE Package
	BAUD RA' STOP BI' CHARACT PARITY	T : ER LENGTH : :	4800bps 2bit 8bit* NO PARITY	
PRMOD CR30D	EQU EQU	00100000B 1	; PRMO DATA (fclk/16) ; CR30 DATA	
RCVFLG	BSEG DBIT	· .	; RECEIVE FLAG	
ASY20_D TRN_DT: RCV_DT:	DS	SADDR 1 1	; TRANSMIT DATA ; RECEIVE DATA	
INTSRVT	CSEG DW CSEG	AT 00022H INTSR	; INTSR	
SER_L1:	CALL	!ASY220	; <<< ASY220 >>>	
	BTCLR BR	RCVFLG,\$SER_J1 SER_L1	; CHECK RECEIVE FLAG	
SER_J1:	MOV CALL CALL BR	TRN_DT,RCV_DT !TRANS !CLRRTS SER_L1	; TRANS DATA ; <<< TRANS >>> ; <<< CLRRTS >>>	
INTSR:	CALL Ret I	! RECIV	; <<< RECIV >>>	


(5) Flow chart common to both different device categories








(a) Program for uPD78214



(b) Program for uPD78224



(a) Program for uPD78214

NAME AS214

,	asynchr	onous serial int at 12MH							
ST I F SRMK	PUBLIC EXTRN EXTRN EXTBIT EQU EQU	****************** ASY214, RECIV, TR TRN_DT, RCV_DT BRGCD RCVFLG IFOH.6 MKOH.5 P3.5 P3.4	**************************************						
ASY214:	SET 1 CLR 1 E I	RTS PM3,#00100000B ASIM,#11001101B	<pre>First State S</pre>						
;	;*************************************								
RECIV:	SET 1 MOV MOV SET 1 RET	RTS A,RXB RCV_DT,A RCVFLG	; RTS <- 1 ; read receive data ; set receive flag						
CLRRTS:	CLR1 RET	RTS	; clear RTS						

;*************************************			
TRANS: TRN_J1:	BTCLR BR	STIF,\$TRN_J1 TRANS	; check complete of transmit
	BT MOV MOV RET	CTS,\$TRN_J1 A,TRN_DT TXS,A	; check CTS ; transmit
	END		

(b) Program for uPD78224

NAME AS220

;*************************************				
	PUBLIC EXTRN EXTRN EXTBIT	PRMOD, CR3OD		S,CLRRTS receive flag
STIF SRMK CTS RTS	EQU EQU EQU EQU	IFOH.6 MKOH.5 P3.5 P3.4	;;;;	INTST flag mask of INTSR CTS for RS-232-C RTS for RS-232-C
;	CSEG			
ASY220:	OR SET 1 MOV MOV MOV MOV SET 1 CLR 1 E 1 CLR 1 RET	RTS	;;;;)) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	P3.0,P3.1 = Control port RTS <- 1 P3.5=IN , P3.4=OUT ASIM initialize ; Baud rate = 4800bps dummy set INTST open mask of INTSR interrupt enable receive enable
;*****		**************************************	**	******************
, ;*****		•	**	******
RECIV: CLRRTS:	SET1 MOV MOV SET1 RET	RTS A,RXB RCV_DT,A RCVFLG	, ,	RTS <- 1 read receive data set receive flag clear RTS
ULKKI3.	CLR1 RET	RTS	,	CICAT NIS

,	transmi	t process	***************************************
TRANS:	BTCLR BR	STIF,\$TRN_J1 TRANS	; check complete of transmit
TRN_J1:	BT MOV MOV RET	CTS,\$TRN_J1 A,TRN_DT TXS,A	; check CTS ; transmit
	END		

CHAPTER 6 THREE-LINE SERIAL INTERFACE

As a program example for the three-line serial interface, an example of data communication between devices in the 78K/II series is discussed in this section.

(1) Operation

Devices, uPD78214 and uPD78224, are respectively used as master and slave. Fig. 6-1 shows the connection diagram.




Fig. 6-1 Connecting uPD78214 to uPD78224

The specifications for the communication protocol as follows:

The baud rate is set to 312.5 kbps at $f_{CLK} = 5$ MHz. As interconnections lines, the \overline{R}/W and BUSY pins are used. Data transfer is alternately performed between the master (uPD78214) and slave (uPD78224).

Fig. 6-2 shows the timing chart viewed from master.




Fig. 6-2 Timing Chart (Viewed from master)

Remarks: $M \rightarrow S$: Data transfer from master to slave $S \rightarrow M$: Data transfer from slave to master

In the program example to be given in this section, the master and slave respectively use the following three work areas. These areas, however, must be located in an address range (FE20H to FEF7H) to which short direct addressing is applicable.

Table 6-1 Work Areas for Three-Line Serial Interface Program (Master)

Work area	Application
RCV_DT	Receive data work area
TRN_DT	Transfer data work area

Table 6-2 Flags for Three-Line Serial Interface Program (Master)

Flag	Application
TRNEND	Transfer end flag
RCVEND	Receive end flag

Table 6-3 Work Areas for Three-Line Serial Interface Program (Slave)

Work area	Application
RCV_DT	Receive data work area
TRN_DT	Transfer data work area

Table 6-4 Flags for Three-Line Serial Interface Program (Slave)

Flag	Application	
RCVEND	Receive end	flag

(2) Program ... Refer to (7) Program list

(a) Master initialization processing [label: CLKMIN]

- (i) Pins P32 and P33 are used in the control port mode (and thus serve as \overline{SCK} and SO pins, respectively).
- (ii) PWFLAG is set to 1, so that data is transferred from the master to slave.
- (iii) Pin P66 set in the output port mode.
- (iv) The three-line serial interface is initialized, and transfer is enabled.
- (v) The serial clock (baud rate) is set.
- (vi) The falling edge of the BUSY (INTP1) pin is specified to be the valid edge.
- (vii) The INTP1 interrupt request flag is cleared.
- (viii) Interrupt request INTCSI (clock-synchronized serial interface transfer end) is unmasked.

- (b) Master transfer processing [label: TRANS]
 - (i) Transfer is postponed until the BUSY signal for the slave is cleared.
 - (ii) Transfer is enabled.
 - (iii) The data to be transferred is written to the shift register (SIO).
- (c) Master reception processing [label: RECIVE]

Reception is enabled. When reception is enabled by the master in a communication system coupled by the clock-synchronized serial interface for 78K/II, and when data is read from the shift register (SIO), the serial clock is output by the master.

- (d) Master transfer end interrupt processing
 [label: ENDTR]
 - (i) The RWFLAG flag status is inverted.
 - (ii) If the RWFLAG flag is set to 1 as a result (indicating that the previous data has been transferred from the slave to master), execution branches to (v).
 - (iii) The PIF1 flag is polled to check whether or not the slave has received data.
 - (iv) Transfer is disabled and the transfer end flag TRNEND is set to 1. Execution is then returned to the main routine.
 - (v) Reception is enabled, and receive data is written into the memory.
 - (vi) The receive end flag RCVEND is set to 1 and execution is returned to the main routine.

- (e) Slave initialization processing [label: CLKSIN]
 - (i) Pins P32 and P33 are set in the control port mode (and thus serve as the \overline{SCK} and SO pins, respectively).
 - (ii) Since pin P30 is used as the BUSY pin, it is set in the BUSY status and output port mode. The BUSY signal must be cleared after the initialization processing has been completed.
 - (iii) The three-line serial interface is initialized. Transfer is enabled.
 - (iv) Both the rising and falling edges on the \overline{R}/W pin (INTP1) are specified to be valid edges.
 - (v) The INTP1 interrupt request flag is cleared.
 - (vi) Interrupt request INTCSI (clock-synchronized serial interface transfer end) is unmasked.
- (f) Slave transfer processing [label: TRANS]
 - (i) The data to be transferred is written to the shift register (SIO).
 - (ii) The BUSY signal is cleared.


(g) Slave transfer end interrupt processing [label: ENDTR]


- (i) The processing is postponed, until the \overline{R}/W signal status changed.
- (ii) If the \overline{R}/W signal is logical 0, execution branches to (iv).
- (iii) The BUSY signal is cleared and execution is returned to the main routine.
 - (iv) The BUSY signal is set.
 - (v) The receive data is written into the memory.
 - (vi) Receive end flag RCVEND is set to 1 and execution is returned.

(3) Mode register setting

(a) Setting mode registers for master

Port 3 mode control register






Port 6 mode register

Note: Bits marked "-" can be 1 or 0.

Clock-synchronized serial interface mode register




(Cont	'	d)
-------	---	---	---


CTXE	Enables/disables transfer
0	Disables
	Enables

Remarks: f_{CLK} is the internal system clock.


Prescaler mode register 0




Note: Internal baud rate generator in case of uPD78224. Remarks: f_{CLK}: Internal system clock




Interrupt mask register H








External interrupt mode register 0

(b) Slave setting mode registers example












Clock-synchronized serial interface mode register






Remarks: f_{CLK} is the internal system clock.

Interrupt mask register H



External interrupt mode register 0



(4) Input/output parameter

- (a) PRMOD: A value to be set in the prescaler mode register (PRMO)
 - CR30D: A value to be set in the 8-bit compare register (CR30)

PRMOD and CR30D are parameters for setting the serial clock (baud rate), which can be calculated as follows:

Baud rate = $\frac{\text{TM3 count clock}}{\text{CR30 + 1}} \times \frac{1}{2}$ = $\frac{5 \times 10^6 / 8}{\text{CR30 + 1}} \times \frac{1}{2}$

Therefore, to set the baud rate to 312.5 kbps, PRMO = 00000000B and CR30 = 0.

- (b) TRN_DT: Data to be transferred. Set the data to be transferred in this memory area and call [TRANS].
- (c) RCV_DT: Data to be received is stored in this memory area.
- (d) TRNEND: Transfer end flag. This flag is set to 1, each time 1 byte of data has been transferred.
- (e) RCVEND: Receive end flag. This flag is set to 1, each time 1 byte of data has been received by performing INTCSI interrupt processing.

(5) Registers

Master

(a)	CLKMIN:	None
(b)	TRANS :	RegisterA
(c)	RECIVE:	None
(d)	ENDTR :	Register A


Slave

(a)	CLKSIN:	Register	А
(b)	TRANS :	Register	А
(c)	ENDTR :	Register	А


(6) Flowchart


RET

(a) Master



(b) Slave





(a) Master

NAME CLKDMR clocked serial I/O interface PUBLIC CLKMIN, TRANS, RECIVE, ENDTR TRN_DT, RCV_DT EXTRN EXTRN PRMOD, CR3OD EXTBIT TRNEND, RCVEND CTXE EQU CSIM.7 ; transmit enable CRXE EQU CSIM.6 ; receive enable CSIMK EQU MKOH.7 ; mask of INTCSI PIF1 EQU IFOL.1 ; slave busy flag ; SLAVE BUSY FLAG SLBUSY EQU P2.2 RWFLAG EQU P6.6 ; R/W FLAG O:READ 1:WRITE *** initialize of clocked serial I/O *** CSEG CLKMIN: MOV PMC3,#00001100B ; P32 -> SCK , P33 -> SO SET1 ; default=write mode RWFLAG PM6, #00H ; P66 -> R/W MOV MOV CSIM, #10000001B; CSIM initialize (RCV:bad, TRN:ok) MOV PRMO,#LOW(PRMOD) ; initialize PRMO CR30,#LOW(CR30D) ; initialize CR30 TMCO,#10000000B ; internal serial clock start MOV MOV MOV INTMO, #0000000B ; INTPO rise edge enable CLR1 PIF1 ; clear INTP1 flag CLR1 CSIMK ; INTCSI enable Εl ; interrupt enable RET *** trans process *** TRANS: ΒT SLBUSY, \$TRANS ; check busy SET1 CTXE ; transmit enable MOV A,TRN_DT MOV SIO, A ; transmit data RET *** receive data *** RECIVE: SET 1 CRXE ; receive enable RET

; ; ENDTR:	*** transmit/receive complete ***				
ETR_J1:	NOT 1 BT	RWFLAG RWFLAG,\$ETR_J3		change read/write mode check R/W mode	
	BTCLR BR	PIF1,\$ETR_J2 ETR_J1	;	slave receive check	
ETR_J2:	CLR1 SET1 RET	CTXE TRNEND	•	transmit disable set transmit complete flag	
ETR_J3:	CLR1 MOV MOV SET1 RET	CRXE A,SIO RCV_DT,A RCVEND	;	receive disable read data set receive end flag	
• >	END				

(b) Slave

CLKDSR NAME clocked serial 1/0 interface PUBLIC CLKSIN, TRANS, ENDTR EXTRN TRN_DT, RCV_DT EXTBIT RCVEND PIF1 EQU IFOL.1 ; INTPO flag ; mask of INTCSI CSIMK EQU MKOH.7 SLBUSY EQU P3.0 ; SLAVE BUSY FLAG RWFLAG P2.2 ; R/W FLAG O:READ 1:WRITE EQU *** initialize of clocked serial I/O *** CSEG CLKSIN: MOV PMC3,#00001100B ; P32 -> SCK , P33 -> SO MOV P3, #OFFH ; initialize P3 MOV PM3,#0 MOV CSIM, #11000000B; CSIM initialize (RCV:ok , TRN:ok) INTMO, #00110000B MOV ; INTPO all edge enable CLR1 PIF1 ; clear INTP1 flag CLR1 CSIMK ; INTCSI enable ΕI ; interrupt enable RET *** transmit *** TRANS: MOV A, TRN_DT MOV ; transmit data S10, A CLR1 SLBUSY ; busy clear RET , , , *** transmit/receive complete *** ENDTR: BTCLR PIF1, \$EDT_J1 ; check R/W edge BR ENDTR EDT_J1: BF RWFLAG, \$EDT_J2 ; check R/W mode CLR1 SLBUSY ; clear busy RET EDT_J2: SET 1 SLBUSY ; SET BUSY MOV A, S10 ; receive data MOV RCV_DT, A RCVEND SET 1 RET ; END

```
6 - 26
```

CHAPTER 7 INTERRUPT PROCESSING PROGRAM EXAMPLES

78K/II series microcomputers can select either of the two processing modes listed in Table 7-1 as interrupt processing.

Table 7-1 Interrupt Processing for 78K/II Series

Processing mode	Processed by:	Processing	PC and PSW contents
Vector interrupt	Software	Branches to processing routine	Saved and restored
Macro service	Firmware	Executes data transfer processing between memory and I/O	Retained

To compare the above two interrupt processing modes, this section presents program examples, each of which performs following processing:

- (i) Asynchronous serial interface (UART) reception processing
- (ii) Parallel data input, in synchronization with external interrupt request
- (iii) Open loop control for stepping motor (macro service only)

In the macro service mode, (i) is processed by macro service A, (ii) is processed by B, and(iii) is processed by C.

7.1 UART Reception Processing

An example program that continuously inputs data through the internal UART for a 78K/II series microcomputer is discussed in this section. Internal system clock f_{CLK} is set to 6 MHz in this example.


(1) Operation

(a) Macro service

Fifteen-byte data received through the UART is transferred to the buffer area of the internal RAM by using macro service type A. The macro service counter (MSC) is stored in address FEBFH. Initially, a 15 (FH) value is set in the MSC. When macro service end interrupt processing is performed, the initial values for MSC and channel pointer (CHP) are set again.

(b) Vector interrupt

By using the same work area as that used for (a) macro service, the same operation as above is simulated by means of vector interrupt.



(2) Program ... Refer to (8) Program list

Macro service

- (a) Macro service initialization processing
 [label: TY_AMI]
 - (i) The macro service mode register is set.Macro service type A is set and transfer direction is set from SFR to memory.
 - (ii) The channel pointer is set.

- (iii) The number of times transfer is to be performed is set in the macro service counter.
 - (iv) Processing, performed in response to interrupt request INTSR, is defined as macro service.
 - (v) The interrupt is enabled.
- (b) Macro service end interrupt processing [label: TY_AMR]


This processing is performed to restart the macro service.

- (i) The macro service counter value is set again.
- (ii) When the macro service end interrupt occurs, INTSR is in the vector interrupt mode. Therefore, the macro service mode is specified again.
- (c) Vector interrupt: UART reception processing [label: TY_AIR]

This processing is equivalent to transfer processing for macro service.


- (i) Received data is stored in (STRDTA + (SPINTA)).
- (ii) The (SPINTA) contents are incremented.
- (iii) If the (SPINTA) contents coincide with those for (CNTNMA), (SPINTA) is cleared to 0.
 - (iv) Reception end flag ENDRCV is set to 1.

(3) Mode register setting



Macro service mode register

Interrupt service mode register H



(4) Input/output parameters

- Macro service

(a) CNTNMA:

A value set to the macro service counter. After data transfer has been performed the number of times specified by this value, the macro service end interrupt occurs. This interrupt is started by INTSR. Therefore, the vector address (0022H) of INTSR in the vector table is referenced.

(b) CHASR:

An address to be set in the channel pointer. Since macro service type A is performed, the location address of the macro service counter (see below) is CHASR.

(c) MSCSR:

The location address of the macro service counter.

- Vector interrupt

(a) SPINTA:

The address storing the pointer pointing to the destination to which the receive data is to be written. The write destination address is represented in the form STRDTA + (SPINTA).

(b) STRDTA:

The transfer destination base address for the received data

(c) CNTNMA:

The number of times a cluster of data has been received. When data reception has been performed the specified number of times, receive end flag ENDRCV is set to 1.

(d) ENDRCV:

This flag is set to 1, when a cluster of data has been received the specified number of times.

- UART initialization

(a) BRGC:

Value set to the baud rate generator control register (BRGC)

The baud rate is calculated in the following manner:

Baud rate = $\frac{\text{Baud rate generator count clock}}{k + 1} \times \frac{1}{n} \times \frac{1}{16}$ k: Setting value of MDL3 to MDL0 bits of BRGC register 1/n: Frequency divider tap

(5) Registers

- Macro service No register is used.
- Vector interrupt A and B
- UART initialize Not initialized


(6) Program example

Either when vector interrupt is used or when macro service is used, UART initialization processing [ASY214] is called. Therefore, module name [AS214] must be linked. The following example is for when macro service is used.


• •	FOR TYPE A							
,	PUBLIC PUBLIC PUBLIC	BRGCD CNTNMA,MSCSR,CH TRN_DT,RCV_DT,R	; PARAMETER ASR ; PARAMETER CVFLG ; DUMMY PUBLIC FOR /ASY214/					
	EXTRN	ASY214,TY_AMI,T ·	Y_AMR ; PACKAGE					
• • • • • •	STOP BI	TE : T : ER LENGTH : :	9600bps 2bit 8bit* NO PARITY					
, BRGCD	EQU	10100100B	; BRGC DATA (9600bps,fclk/5)					
SRMK CTS RTS	EQU	MKOH.5 P3.5 P3.4	; MASK OF INTSR ; CTS FOR RS-232-C ; RTS FOR RS-232-C					
CNTNMA MCHSR BASR: MSCSR: CHASR	DSEG DS DS	OFH AT OFEBOH CNTNMA 1 \$-1	; STORE POINTER DATA ; MACRO SERVICE COUNTER					
TRN_DT RCV_DT RCVFLG	EQU EQU EQU	OFEFFH TRN_DT TRN_DT.O	; DUMMY FOR ASYNCHRONOUS MODULE EXTRN ; DUMMY FOR ASYNCHRONOUS MODULE EXTRN ; DUMMY FOR ASYNCHRONOUS MODULE EXTRN					
INTSRVT	CSEG D₩	AT 00022H INTSR ·	; INTSR vector					
TY_A_M:								
TYA_L1: ; INTSR:	CALL CALL BR	!TY_AMI !ASY214 TYA_L1	; <<< TY_AMI >>> ; SERIAL INTERFACE INITIALIZE ; DUMMY LOOP					
	SEL SET I	RB1 RTS	; FOR END OF RECEIVE ; CHANGE REG BANK ; RTS -> 1					
	CALL CLRI RETI	!TY_AMR RTS	; <<< TY_AMR >>> ; RTS <- 0					

(7) Flowchart

(a) Macro Service



(b) Vector interrupt



(a) Macro service

NAME TYA_MR

;* macro service type-A application at macro service * asynchronous serial receive * ;* PUBLIC TY_AMI, TY_AMR EXTRN CNTNMA, MSCSR, CHASR AT OFEDEH MCWSR DSEG MSMSR: DS ; INTSR macro service mode register 1 ; INTSR macro service channel pointer CHPSR: DS 1 ; INTSR mask MKSR EQU MKOH.5 ; INTSR macro service mode SRISM EQU ISMOH.5 *** initialize *** CSEG TY AMI: MOV MSMSR, #0100001B ; set macro service mode register MOV CHPSR, #LOW(CHASR) ; set macro service channel pointer MOV MSCSR, #LOW(CNTNMA) ; set macro service counter SET 1 SRISM ; initialize interrupt ΕI RET *** interrupt of complete macro-service *** TY_AMR: MOV MSCSR, #LOW(CNTNMA) ; restore macro service counter ; set interrupt service mode SRISM SET1 RET ; END

NAME TYA_IR ;* macro service type-A application at interrupt * ;* asynchronous serial receive * PUBLIC TY_AIR STRDTA, SPINTA, CNTNMA EXTRN EXTBIT ENDRCV *** receive data *** ; ; CSEG TY_AIR: MOV A, SPINTA ; read store pointer MOV B,A ; save A-register MOV ; read receive data A,RXB ; store receive data MOV STRDTA[B], A INC SPINTA ; increment store pointer CMP SPINTA, #LOW(CNTNMA) BNZ \$TYA_J1 MOV SPINTA,#O SET1 ENDRCV ; set end flag TYA_J1: RET ; END

7.2 Parallel Data Input in Synchronization with External Interrupt Request

Data input to a port in synchronization with an external interrupt request is continuously transferred to memory.

(1) Operation


(a) Macro service


Parallel data are input from port 3 in synchronization with external interrupt request INTP4 by using macro service type B. The value of the channel pointer (CHP) is 93H, while a value of 32 (20H) is set in the macro service counter (MSC). The first address of the buffer area is FD00H.

Macro service end interrupt processing is used to reset the initial values of the MSC, CHP, and macro service pointers (MPH and MPL).

(b) Vector interrupt

By using the same work areas as those for macro service processing in (a) above, the same operation is simulated.





(2) Program ... Refer to (8) Program list

- Macro service

(a) Macro service initialization processing
 [label: TY_BMI]

(i) Port 3 is set in the input port mode.

- (ii) The rising edge is specified to be detected on the INTP4 pin.
- (iii) The macro service mode register is set so that macro service type B is selected to transfer data from SFR to memory.
 - (iv) The channel pointer is set.
 - (v) The number of times data transfer is to be performed is set in the macro service counter.
- (vi) The lower 8 bits for port 3 location address are set in the SFR pointer.
- (vii) The first transfer destination address is set in the macro service pointer.
- (viii) A macro service is specified as the processing for interrupt request INTP4.
 - (ix) Interrupt request INTP4 is unmasked.
 - (x) Interrupt is enabled.
- (b) Macro service end interrupt processing [label: TY_BMR]

This processing is used to restart the macro service.

- (i) The macro service counter value is set again.
- (ii) The macro service pointer is returned to the originally specified value.
- (iii) When macro service end interrupt occurs, the INTP4 signal is in the vector interrupt mode. Therefore, the macro service mode is set again.

- Vector interrupt

- (a) Interrupt and word area initialization processing [label: TY_BII]
 - (i) Port 3 is set in the input port mode.
 - (ii) The rising edge is specified to be detected on the INTP4 pin.
 - (iii) Interrupt request INTP4 is unmasked.


- (iv) The INTP4 pin is set in the vector interrupt processing mode.
- (v) The first destination address is set in (SPINTB).
- (vi) The number of times transfer is to be performed is set in (SCUNTB).
- (vii) The interrupt is enabled.
- (b) Parallel data input processing [label: TY_BIR]

This processing is equivalent to transfer processing for the macro service.


- (i) Data input through port 3 is stored in (SPINTB).
- (ii) The (SPINTB) contents are incremented.
- (iii) The (SCUNTB) contents are decremented. If the contents become 0 as a result, the processing ends.
 - (iv) Sampling end flag ENDSMP is set to 1.

(3) Mode register setting


Port 3 mode control register



Port 3 mode register




External interrupt mode register 1



Macro service mode register

	7	6	5 4		2	1 0				
Setting example				l		MOD1 MOD0 (C	00H when reset)			
	[]					
					CHTO	0	1	0	1	
					СНТ1	1	0		1	
					CHT2	0	1		1	
		- MOD	3 MOD2	MOD1	MODO	Туре А	Туре В	Ту	pe C	
				14001	MODU	1390 6		Retains MPTL	Increments	MPTL
	0 0 0		0	0	Memory-to-SFF	l data transfer				
		0	0	0	1	SFR-to-Memory	data transfer			```
	1		0	0	0			1	Data transfer	POL
		1	0	0	1			Without ring contol	only	POH
		1	0	1	0			contor	With automatic	P0L
		1	0	1	1				addition	РОН
		. 1	1	0	0		/		Data transfer	POL
		1	1	0	1			With ring control	only	РОН
		1	1	1	0			CONTIN	With automatic	POL
		1	1	1	1				addition	РОН

Interrupt service mode register H



(4) Input/output parameters

- Macro service

(a) STRDTB:

A value set to the macro service pointer. The first address of the transfer destination is set.

(b) CNTNMB:

A value set to the macro service counter. After data transfer has been performed the number of times specified by this value, the macro service end interrupt occurs. This interrupt is started by INTP4. Therefore, the vector address (000EH) of INTP4 in the vector table is referenced.

- Vector interrupt

(a) STRDTB:

The first address of the destination to which the parallel input data is to be written.

(b) CNTNMB:

The number of times a cluster of data has been received. When data reception has been performed the specified number of times, sampling end flag ENDSMP is set to 1.

(c) SPINTB:

The memory address storing the transfer destination address [STRDTB].

(d) SCUNTB:

The memory address storing the number of times [CNTNMB] the parallel data is to be input.

(e) ENDSMP:

This flag is set to 1, when a cluster of data has been input the specified number of times. (5) Registers

- Macro service

None

- Vector interrupt X, A, HL


(6) Program example


The following program example is for the macro service.

. 3	PUBLIC	TYPE B STRDTB,CNTNMB TY_BMI,TY_BMR	; PARAMETER ; PACKAGE
STRDTB CNTNMB STRAREA	EQU DSEG	OAOOOH 20H AT STRDTB CNTNMB	; sampling data store area ; number of data
INTP4VT	CSEG D₩	AT 0000EH INTP4	; INTP4 vector
TY_B_M:			
TYB_L1:	CALL	!TY_BMI	; <<< TY_B_II >>> ; DUMMY LOOP
:	BR	TYB_L1	, bonni 2001
, INTP4:	SEL	RB2	; FOR END OF SAMPLING ; CHANGE REG BANK
	CALL Ret i	!TY_BMR	; <<< TY_BMR >>>


(7) Flowchart


(a) Macro service





7-24





(8) Program list

(a) Macro service

NAME TYB_MR * macro service type-B application at macro service * ;* synchronous parallel data input * PUBLIC TY_BMI, TY_BMR EXTRN STRDTB, CNTNMB MCHP4 DSEG AT OFE90H MSCP4: DS ; macro service counter 1 SFRP4: DS 1 SFR pointer MPP4P: DS 2 macro service pointer CHAP4 EQU \$-1 MCWP4 DSEG AT OFED4H MSMP4: DS ; INTP4 macro service mode register 1 CHPP4: ; INTP4 macro service channel pointer DS 1 PISM4 EQU ISMOH.1 ; INTP4 interrupt service mode PMK4 EQU MKOH.1 ; INTP4 mask *** initialize *** CSEG TY_BM1: MOV PMC3,#O ; initialize P3 MOV PM3, #OFFH MOV INTM1,#00000100B ; INTP4 active edge is rise MOV MSMP4, #10100001B ; set macro service mode register MOV CHPP4, #LOW(CHAP4) set macro service channel pointer MOV MSCP4, #LOW(CNTNMB) ; set macro service counter MOV SFRP4, #LOW(P3) ; set SFR pointer MOVW MPP4P, #STRDTB ; set macro service memory pointer SET 1 PISM4 ; initialize interrupt CLR1 PMK4 ΕI RET *** interrupt of complete macro-service *** TY_BMR: MOV MSCP4, #LOW(CNTNMB) ; restore macro service counter MOVW MPP4P, #STRDTB ; restore macro service memory pointer SET 1 PISM4 ; set interrupt service mode RET END

NAME TYB_IR

.

;* macro ;*	servico synchro	e type-B applicat nous parallel dat	tio ta				
;	EXTRN	TY_BII,TY_BIR STRDTB,CNTNMB,SI ENDSMP	211	NTB, SCUNTB			
ES40	EQU	INTM1.2	;	INTP4 active edge			
TV DII.	CSEG						
TY_BII:	MOV MOV	PMC3,#O PM3,#OFFH	;	initialize port-3			
	SET1 MOV MOV	ES40 MKOH,#11111101B ISMOH,#DO	, ,	INTP4 active edge is rise open INTP4 mask			
	MOVW MOV	SPINTB,#STRDTB SCUNTB,#LOW(CNTI	; set store pointer NMB) ; set store counter				
•	E I RET						
9 • 9	*** sampling data ***						
Ϋ́́,BIR:	MOVW MOVW MOV MOV MOVW MOVW	AX, SPINTB HL, AX A, P3 [HL+], A AX, HL SPINTB, AX	• • • • •	read store pointer sampling store data write new store pointer			
	DEC BNZ SET 1	SCUNTB \$TYB_J1 ENDSMP		increment store counter set end of sampling			
TYB_J1:	RET						
• •	END						

7.3 Open Loop Control for Stepping Motor (1)

An example program that accomplishes open loop control for a 4phase stepping motor connector to real-time output port POL by using macro service C.

In this example, internal system clock f_{CLK} is set to 6 MHz.


(1) Operation


The stepping motor is revolved by using the real-time output port. The motor is connected to the lower 4 bits (POL) of the real-time output port and is revolved at a constant speed of 200 pps. A single phase or two phases are excited. Therefore, there are 4 patterns.

The initial value for the channel pointer (CHP) is 95H and that for the macro service counter (MSC) is 4. The values for timer and data macro service pointers (MPT and MPD) are 3100H and 3000H, respectively.

The macro service end interrupt processing is used to set the initial values for the counter and pointers again to continuously revolve the motor.

The minimum step angle for the stepping motor, used in this example, is 1.8 degree.





(2) Program ... Refer to (8) Program list

- Macro service initialization processing [label: TY_CMI]


- (a) Initial excitation data is set in port 0.
- (b) Port O is set in the output port mode.
- (c) The lower 4 bits for port 0 are set in the real-time output port mode.
- (d) 8-bit timer/counter 1 (TM1) is reset.
- (e) A mode is set in which TM1 is cleared, when the TM1 contents coincide with those for CR10.
- (f) The TM1 count clock is set.
- (g) The macro service mode register is set, so that macro service C is specified.
- (h) The channel pointer is set.
- (i) The data macro service pointer is set.
- (j) The timer macro service pointer is set.
- (k) The number of excitation patterns is set in the macro service counter.
- (1) 8-bit timer/counter 1 is started.
- (m) INTC10 is set in the macro service mode.
- (n) INTC10 us unmasked.
- (o) The interrupt is enabled.

- Macro service end interrupt processing [label: INTC10]

- (a) The data macro service pointer is set again.
- (b) The timer macro service pointer is set again.
- (c) The number of excitation patterns is set in the macro service counter again.
- (d) INTC10 is set again in the macro service mode.


(3) Mode register setting


Real-time output port control register




Note: Be sure to write 0 to bits 1, 2, 5, and 6.

Port 0 mode register






Capture/compare control register 1




Prescaler mode register 1




(Cont'd)


8-hit	timer	counter/	2
0 . 11			2

 PRS23	PRS22	PRS21	PRS20	Timer/counter 3 count clock
				specification
0	0	0	0	
0	0	0	1	f _{CLK} /16
0	0	1	0	
0	0	1	1	f _{CLK} /32
0	1	0	0	f _{CLK} /64
0	1	0	1	f _{CLK} /128
0	1	1	0	f _{CLK} /256
0	1	1	1	f _{CLK} /512
1	1	1	1	External clock (CI)




Macro service mode register





Interrupt service mode register L

Interrupt mask register L



(4) Input/output parameters

In this example, there is no input/output parameters because the parameters necessary for the macro service are described in (8) Program list. The step rate is calculated in the following mannar.

The "step rate" is the number of pulses applied to the stepping motor in a unit time. For example, if the step rate is 200 pps, the stepping motor revolves 200 steps in 1 second. Since the minimum step angle for the stepping motor used in this example is 1.8 degree, the 200 pps step rate is equal to 1 rps (60 rpm).

Therefore, a value must be calculated as follows and set in the compare register CR10 for 8-bit timer/counter 1 so that interrupt request INTC10 is generated every 5 ms, because the one pulse is input to the stepping motor at 5 ms intervals.

CR10 = (5 (ms) x Count clock of TM1) - 1
= (5 (ms) x 6 (MHz)/512) - 1
= (5 x -10⁻³ x 6 x 10⁶/512) - 1
= 58.6 - 1
= 57.6
$$\rightarrow$$
 58

(5) Registers


No register is used.


(6) Program example


The program examples are shown below.

,	FOR TYPE C					
,	EXTRN	TY_CMI	;	PACKAGE		
TY_C_M:	CALL					
TYC_L1:	CALL	!TY_CMI	,	<<< TY_CMI >>>		
	BR	TYC_L1	;	DUMMY LOOP		
				7-39		

(7) Flowchart







7 - 40

	gram 1 NAME		
;* macro	servic for ste	e type-C applicat pping motor contr	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
,	PUBLIC	TY_CMI	
, MCHC10 MSCC10: MPDC10P: MPTC10P: CHAC10	DS DS DS	AT OFE91H 1 2 2 \$-1	; macro service counter ; macro service pointer for data ; macro service pointer for timing ; macro service channel address
MCWC10 MSMC10: CHPC10:	DS	AT OFED8H 1 1	; INTC10 macro service mode register ; INTC10 channel pointer
CISM10 CMK10		ISMOL.6 MKOL.6	
; INTC10VT	`CSEG D₩	AT 00018H INTC10	; INTC10 vector
5 • 3 •	*** ini	tialize ***	
TY_CMI:	CSEG		
	MOV MOV MOV MOV	PMO,#O	; PO output latch <- 1st data ; PO <- output port ; initialize real time output port ; 1st data
	MOV MOV		; enable clear TM1 ; set TM1 prescaler fclk/512
	МΟV	MSMC10,#11101000	B ; set macro service mode register
	MOV	CHPC10,#LOW(CHAC	10)
	MOVW MOVW MOV		
	OR SET 1 CLR1 E I RET	TMC1,#00001000B C1SM10 CMK10	; set macro service counter ; timer start ; initialize interrupt
)]	*** COM	plete of macro se	rvice ***
, INTCIO:	MOVW MOVW MOV	MPDC10P,#PFDT MPTC10P,#PFTM MSCC10,#LOW(CYCN	; restore memory pointer for data ; restore memory pointer for liming UM)
	SET 1	CISM10	; restore macro service counter ; set interrupt service mode

9 • 9	*** dat	a profile ***			
, D1	EQU	00000011B	;	define	output data
D2	EQU	00000110B			
D3	EQU	00001100B			
D4	EQU	00001001B			
TN	EQU	58	;	define	timing data
CYCNUM	EQU	4	;	number	of step cycle
DTFLIE PFDT:	CSEG DB	AT 03000H D1,D2,D3,D4	• •	output	data
TMFILE	CSEG	AT 03100H			
PFTM∶ ;	DB	TN, TN, TN, TN	;	timing	data

END

7.4 Open Loop Control for Stepping Motor (2)

Compared to the uPD78214 series and uPD78224 series, the macro service function is enhanced in the uPD78218A series, uPD78234 series, and the uPD78244 series. Therefore, 16-bit data can be set in the macro service counter.


The next program example is for macro service type C for these series.


(1) Operation outline

The same operation as that indicated in 7.3, "Stepping motor open loop control (1)" can be obtained in the folloiwng mode:

- Macro service counter (MSC) = 16 bits
- Pointer for timing data is retained
- Ring control
- Automatic addition

 f_{CLK} = 6MHz is used for this application example. $f_{CLK}/512$ is selected for the count clock for the 8-bit timer/counter 1. Fig. 7-4 shows the memory map for this macro service.





*: Lower byte of CHAC10 (=MPTC10P+1)

When rotating the steppin motor at a constant speed, only resetting the macro service is accomplished in the macro service completion interrupt processing. Therefore, moving as many steps as possible by one macro service start up (CISM10 \leftarrow 1) reduces the number of completion interrupts. This increases the CPU service time.

Setting 0 to the macro service counter (MSC) gives the maximum number of transfer operations, which is 65536. Ιn this case, if the number of energization patterns (4 for or 2 phase energization, 8 single for 1-2 phase energization) is set to the ring counter (RC) and modulo register (MOD), the energization data pointer will be automatically returned to the original position, even if i t exceeds the end.

In addition, with the automatic addition mode, the oepration as shown by the timing chart in Fig. 7-5 can be realized.




Fig. 7-5 Automatic Addition Mode Timing Chart (Single Phase Energization)

When the timing data pointer is set to "retain", value Δt is added to the previous compare register (CR10) value and output as the timing data. In this case, the timer (TM1) is used in the free running mode. Therefore, another stepping motor can be easily operated using the INTC11 macro service.

(2) Program example

- (a) Processing outline (Refer to (8) Flow chart)
 - (i) Macro service initialization processing
 [label name: TYC16_M]
 Initializes port 0, real-time output port, 8-bit
 timer/counter 1, INTC10 macro service.
 - (ii) INTC10 macro service completion interrupt
 processing [label name: INTC10]
 Sets INTC10 service mode again to macro service.
 In this application exmple, 0 is set to the macro
 service counter as the initial value. Therefore,
 the macro service counter does not need to be set
 again, when the completion interrupt is generated
 (becase MSC = 0)
 In addition, ring control is used, and this

automatically sets the macro service pointer. Therefore, the macro service counter does not need to be set again either.

(b) RAM used

In this application example, 8 bytes of RAM is used for macro service channel. Table 7-2 lists the RAM areas used for the macro service channel.

Table 7-2 RAM Areas Used for Macro Service (MSC = 16 bits)

RAM name	Allocation area	Purpose	Number of bytes	Initial value
MPTC10P		Macro service pointer for INTC10 timing	2	CYLTIME
MPDC10P		Macro service pointer for INTC10 data	2	CYLDATA
MODC10	SADDR*	INTC10 macro service modulo register	1	PTNCNT
RCC10		INTC10 macro service ring counter	1	PTNCNT
MSCC10P		INTC10 macro service counter	2	STPCNT

*: SADDR: Short direct addressing application range (OFE20H to OFEFFH)

(3) Input/Output parameter

None.

(4) Register used


None.


(5) Stack used

The stack size used for the subroutine and interrupt processing for this application is 3 bytes (Nesting level: 1).

(6) Mode register setting

Port 0 mode register







Real-time output port control register

Note: 0 must always be written to bits 1, 2, 5, and 6.

Capture/compare control register 1




Prescaler mode register 1




.

(Cont'd)


8-bit timer/counter 2 PRS21 PRS20 Timer/counter 3 count clock PRS23 PRS22 frequency specification $f_{CLK}/16$ f_{CLK}/32 $f_{CLK}/64$ $f_{CLK}/128$ $f_{\rm CLK}/256$ $f_{CLK}/512$ External clock (CI)




Macro service mode register




Interrupt service mode register L



Interrupt mask register L



7-56




(7) Program example

An example of ths program is as shown below.

; package EXTRN TYC16_M : : CSEG MAIN: : : ; call TYC16_M routine CALL !TYC16_M ; enable interrupt ΕI : :

Macro service initialization



(9) Program list

In this program example, vector table address and macro service area definition file (INTMS.DEF) and SFR bit name definition file (SFRBIT.DEF) are included in the beginning of the source program.

\$ IC(INTMS.DEF) NAME TYC16M MACRO SERVICE TYPE C MSC=16bit * ;* uPD78234, uPD78244 * ;* for stepping motor control * :* \$ IC(SFRBIT.DEF) PUBLIC TYC16_M ; package STPCNT EQU 0 ; step count (65536) ; pattern count PTNCNT EQU 4 *** define INTC10 macro service area *** ; ; macro service channel(MSC=16bit) . DSEGCR16 C10, 'SADDR' ; macro service control word CMCW10 *** define vector table *** ; ; INTC10 vector table CVENT10 TYC16MS CSEG TYC16_M: PO,#00001000B ; PO output latch <- first data MOV ; set PO output port MOV PMO,#0000000B ; initialize realtime output port MOV RTPC, #00000001B ; set PO buffer register first data MOV POL,#00001000B MOV CRC1, #00000000B ; disable clear TM1 ; set TM1 prescaler $f_{CLK}/512$ MOV PRM1, #00000111B ; set first timing data MOV CR10,#0

	MOV MOV MOVW MOV MOV MOVW MOVW	CHPC10,#LOW CHAC10 MSCC10P,#STPCNT RCC10,#PTNCNT MODC10,#PTNCNT	, , , , , , , , ,	set modulo register
	SET 1 CLR 1			set INTC10 macro service mode open INTC10 mask
	MOV Ret	TMC1,#00001000B	;	start TM1
:*****	*******	*****	***	
,		INTC10 macro service	*	
;*****	*******	*********************************	***	
INTC10:				
		CISM10	;	set INTC10 macro service mode again
;*****	******	***************************************	***	
;*	define	data	*	
;*****	******	******************** ****************	K **	
,	*** for	r data ***		
CYLDATA	:			
	DB	00000001B		
	DB	0000010B		
	DB	00000100B		
	DB	00001000B		
,	*** for	r timing ***		
CYLTIME]:			
	DB	58		

END

,

CHAPTER 8 A/D CONVERTER PROGRAM EXAMPLES (uPD78214)

uPD78214 is provided with a digital-to-analog (A/D) converter having six multiplexed analog inputs (ANO to AN7). This A/D converter is a successive approximation category and has an 8-bit A/D conversion result register (ADCR) that holds the result of the conversion. The A/D conversion is performed in the following two modes:

o Scan mode:

Several analog inputs are selected, one after another, to input data to be converted from each pin.

o Select mode:

Only one analog input pin is used for continuous conversion.

In the program example presented in this section, the A/D converter is used in the scan mode, in which input pins ANO to AN3 are scanned. Each channel is sampled 16 times and the average value is obtained.

(1) Operation

A memory area from address COOOH to CO3FH is used as a sampling data storage area, while an area consisting of addresses CO4OH to CO43H stores the average value. The A/D converter conversion time uses 30 microseconds (where $f_{CLK} = 6$ MHz). Therefore, macro service B is used to sample data, in order to reduce the CPU overhead. The average value is calculated by macro service end interrupt processing. While this processing is performed, conversion is stopped.

8-1

Fig. 8-1 Memory Mapping for A/D Converter Program Example

(a) Conversion result storage area

 C000
 C001
 C002
 C003
 C004
 C005
 C006

 AN0
 AN1
 AN2
 AN3
 AN0
 AN1
 AN2

 C03A
 C03B
 C03C
 C03D
 C03E
 C03F

 ----- AN2
 AN3
 AN0
 AN1
 AN2
 AN3

(b) Average value storage area

C040	C041 C042		C043	
ANO	AN1	AN2	AN3	

(2) Program ... Refer to (6) Program list


- System initialization processing [label: ADMAIN]

- (a) Mode registers related to memory are set.
- (b) Port 6 mode register is cleared to 0 to select from 0000H to FFFFH bank.
- (c) The stack pointer is set to FCOOH.
- (d) INTAD macro service is initialized.
- INTAD macro service initialization processing [label: MS_AD]
- (a) The macro service mode register is set so that macro service mode B is selected and that data is transferred from SFR to memory.
- (b) The channel pointer is set.
- (c) The macro service counter is set to 40H.
- (d) The lower 8 bits for the ADCR address, 6AH, are set in the SFR pointer.


- (e) The first address for the conversion result area, COOOH, is set in the macro service pointer.
- (f) INTAD is set in macro service mode.
- (g) Interrupt request INTAD is unmasked.
- (h) Interrupt is enabled.
- (i) Analog input pins ANO to AN3 are set in the scan mode, and the A/D converter is started.
- INTAD macro service end interrupt processing [label: END_AD]
- (a) The A/D converter is stopped.
- (b) The A/D conversion end interrupt request flag (ADIF) is cleared to 0.
- (c) The registers are saved.
- (d) The total conversion results for individual channels are calculated.
- (e) The average value is calculated by shifting the total value four times to the left.
- (f) The average value is stored in addresses CO40H to CO43H.
- (g) The macro service counter and macro service pointer are set again.
- (h) The registers are restored.
- (i) INTAD is set in the macro service mode.
- (j) The A/D converter is restarted.


(3) Mode register setting


Memory expansion mode register




Programmable wait control register











Note: Bits marked "-" can be 1 or 0.

Macro service mode register




- **4**


8-8



Interrupt service mode register H




Interrupt mask register H




(4) Input/output parameters and registers

Omitted because this is an absolute program.

(5) Flowchart





8 - 12

(6) Program list

NAME MS_ADR

;*************************************				
STACK M214	EQU EQU	OFCOOH 01000111B	,	uPD78214 MM data
PWDAT RFDAT PM6DAT	EQU EQU EQU	10000000B 10010000B OFOH	;	programable wait refresh mode PM6 data
MSMAD Chpad Mscad Sfrad Mpadp	EQU EQU EQU EQU EQU	OFED2H OFED3H OFECEH OFECFH OFEDOH	, , ,	INTAD macro service mode register INTAD macro service channel pointer INTAD macro service counter INTAD SFR pointer INTAD memory pointer
ADISM CSAD ADMK ADIF	EQU EQU EQU EQU	ISMOH.2 ADM.7 MKOH.2 IFOH.2	;	ISMAD flag A/D convert start bit INTAD mask flag INTAD flag
9 • 9	for	data area		
	EQU EQU EQU DSEG DS	40H 16 CNTNUM/LP2 AT OCOOOH CNTNUM	;;	result store area
9 • 3	vec	tor table		
ŔSTVT INTADVT	CSEG DW CSEG DW	AT 00000H RST AT 00010H INTAD		reset
) • •	mai	n		
AD_C	CSEG ORG	0080H		
RST:	MOV MOV MOV MOV MOV	MM, #M214 PW, #PWDAT RFM, #RFDAT PMG, #PMGDAT SP, #STACK	, ,	set memory mapping register set programable wait register set refresh mode register set stack pointer
	CALL	INS_AD DMLP		macro service initialize for INTAD
DMLP:	BR			dummy loop
; INTAD:	CALL Ret I	!END_AD	;	complete of INTAD macro service

*** initialize ***

; ; MS_AD:

MS_AD:	MOV	MSMAD,#10100001	3:	set macro service mode register
	MOV MOV MOV MOVW	SFRAD, #LOW(ADCR)	;)	<pre>set macro service channel pointer set macro service counter ; set SFR pointer set macro service memory pointer</pre>
;	SET 1 CLR1 EI MOV RET	ADISM ADMK ADM,#10000110B	, ,	set interrupt mode open mask of INTAD interrupt enable initialize A/D converter
3	*** int	errupt of comple	te	macro-service ***
END_AD:	CLR1 CLR1 PUSH PUSH PUSH	CSAD ADIF AX BC HL	;	A/D converter stop INTAD flag clear save register
	MOVW MOV	HL,#STRDAT B,#LP1		pointer set loop counter_1 set (4)
EAD_L1:	MOVW MOV	AX,#O C,#LP2		sum clear loop counter_2 set (16)
EAD_L2:	XCH ADD XCH ADDC	A,X A,[HL] A,X A,#O		addition result
	INCW INCW INCW INCW	HL HL HL HL	;	pointer <- pointer + 4
	DBNZ	C,\$EAD_L2		check loop counter-2
	SHR₩ XCH	AX,4 A,X	;	average of result
	MOV MOVW SUBW MOVW	[HL],A AX,HL AX,#63 HL,AX	.,	next pointer set 16*4-1
	DBNZ	B,\$EAD_L1	;	check loop counter-1
	MOV MOVW	MSCAD,#CNTNUM MPADP,#STRDAT		set macro service counter set macro service memory pointer
	POP POP POP SET 1	HL BC AX ADISM		restore register
	SET 1	CSAD	,	A/D convert start
	RET			8-14
	END			

CHAPTER 9 COMPARATOR PROGRAM EXAMPLE (uPD78224)

uPD78224 and 78220 have eight input pins whose threshold voltages are variable.


This section introduces the program which measures voltage by using the comparator.


(1) Operation

Voltage input to the PT4 pin is successively converted into digital data at a 4 bits resolution and by means of binary search.

The conversion result is stored in the accumulator. Fig. 9-1 illustrates successive conversions. In this figure, the voltage applied to the PT4 pin is represented as V_{PT4} and the comparison reference voltage, as V_{DD} .

- (i) Where comparison voltage $V_{DA} = V_{DD}/2$, $V_{DA} > V_{PT4}$. Therefore, the MSB (bit $V_{DD}/2 = 0$) is regarded as 0.
- (ii) Where $V_{DA} = V_{DD}/4$, $V_{DA} < V_{PT4}$. Therefore, bit $V_{DD}/4$ is regarded as 1.
- (iii) Where $V_{DA} = V_{DD} \times 3/8 (V_{DD}/4 + V_{DD}/8), V_{DA} > V_{PT4}$. Therefore, bit $V_{DD}/8$ is regarded as 0.
- (iv) Where $V_{DA} = V_{DD} \times 5/16 (V_{DD}/4 + V_{DD}/16)$, $V_{DA} < V_{PT4}$. Therefore, the LSB (bit $V_{DD}/16 = 1$) is regarded as 1.






(2) Program ... Refer to (7) Program list

- (a) The initial comparison voltage is set to $V_{DD}/2$.
- (b) As a value that gives weight to the comparison voltages, 08H is set in register X.
- (c) The program waits until the conversion time, 15.8 microseconds (at $f_{CLK} = 5$ MHz), elapses.
- (d) The comparison voltage is read into register A.
- (e) The weight-giving value in register X is halved.
- (f) If a carry is generated, execution branches to (k).
- (g) The voltage placed on the PT4 pin as a result of the conversion is checked. Implementation branches to (i), if $V_{\rm PT4} < V_{\rm REF}$.
- (h) The previous comparison voltage (register A contents) is added to the register X contents. Implementation branches to (j).
- (i) The register X contents are subtracted from the previous comparison voltage (the contents of register A).
- (j) PMT register comparison voltage is set in register A. Implementation branches to (c).

- (k) The comparison result for the least significant bit is read, which is regarded as the least significant bit for register A.
- (1) The higher 4 bits for register A are cleared to 0.
- (3) Mode register setting



(Cont'd)

 PUPL/PUPH	Specifies connection of pull-up resistor
0	Disconnects pull-up resistor
1	Connects pull-up resistor

Note: Set this mode when the standby mode is set.


(4) Input/output parameters

The voltage input to the PT4 pin is generated and set in register A as a value from 0 to 15.

(5) Registers

X, A, C

(6) Flowchart



9 - 6

NAME PTCNVR

*****	******	*****	<*************************************			
* anal * *	ogue-dig	ital convert on programable thr for onl	eshold port y uPD78224,78220			
*	sampling port PT4					
* *	result	A				
*****	******	*****	*****************************			
	PUBLIC	PT_CNV				
CANPT	EQU EQU	22 PT.4	; read result wait time ; scan port			
	CSEG					
PT_CNV:	MOV MOV	PMT,#08H X,#08H	; select 1/2 VDD ; compare data			
T_CN1:	MOV	C,♯PT₩AIT	; time delay			
T_CN2:	DBNZ MOV SHR BC	C,\$PT_CN2 A,PMT X,1 \$PT_CN5	; add/sub parameter -> 1/2			
	BF.	SCANPT, \$PT_CN3	; result check			
T_CN3:	ADD BR	A,X PT_CN4				
	SUB	Α,Χ				
PT_CN4: PT_CN5:	MOV Br	PMT,A PT_CN1	; next compare			
	MOV1 MOV1 AND RET	CY, SCANPT A.O, CY A, #OFH				
	END					

CHAPTER 10 EEPROM PROGRAM EXAMPLE (uPD78224)

The EEPROM is provided in the uPD78244 series as hardware, and is mapped in the 512-byte area of addresses OFBOOH to OFCFFH in the data memory space.

The EEPROM purpose is to write a parameter (characteristics vary in the same type of products) typical to a product (such as a camera). In this case, the parameter is not changed after factory shipment.

Another EEPROM application is to write parameters which need to be saved, even after the power is turned off.

The following example is for these two types of application.

The source program example for this application is written in the 78K/II series Structured Assembler (ST78K2).

10.1 Operation Outline

(1) Outline

Continuously writes the internal RAM data in the continuous area in the EEPROM, and sets write protect on the area (hereinafter, this operation is expressed as continuous write mode).

When the program is reset, an immediate data is written once into another 1 byte area, when a write request is generated (hereinafter, this operation is expressed as 1-byte write mode). If an write error occurs, error processing will be performed.

10-1

(2) Method to write in program

Approximately 10 seconds (write processing time) are required to write to the EEPROM. This time period is assured by the hardware using the internal timer for writing.

When continuously writing to the EEPROM, the write processing time must be taken before the next write operation. If this time period is not taken, an overwrite error will occur.

Fig. 10-1 shows a timing chart for writing to the EEPROM.




Fig. 10-1 Timing Chart for Writing to EEPROM

Write completion

Since other program processing is possible during write completion wait time, the program can be made very efficient, if write processing is accomplishes in interrupt processing or in flag check processing in the main program. Using the functions provided for EEPROM as follows may be convenient:

- (1) Accomplish EEPROM writing in write completion interrupt (INTEPW) processing.
- (2) Accomplish EEPROM writing when EWST = 0 (not in writing), upon checking the write status flag (EWST = EWC.7).

In this program example, method (1) is used in the continuous write mode, and method (2) is used in the 1-byte write mode.

10.2 Program Example

- (1) Processing outline (refer to (8) SPD chart)
 - (a) Continuous write mode [module name: WRC]
 - (i) Continuous mode initialization processing [label name: WRC_INI]
 - (1) Initializes write control register (EWC).
 - Operation frequency is set to $(f_{XX}) = 12MHz$. Therefore, the timer clock for writing is set to $65536/f_{XX}$.
 - (2) Initializes the work area (WRPNTSP, WRPNTDP, CNTAREA) necessary for write processing.
 - ③ Sets (to 1) the INTEPW interrupt request flag (EPWIF) by dummy in order to write the first 1 byte, and releases masking, to allow the first interrupt generation.
 - (ii) INTEPW interrupt processing [label name: INTEPW]
 When the specified number of bytes has not been written, 1 byte is written and increments the write pointer.
 - (b) 1-byte write mode [module name: WR1]

(i) 1-byte mode initialization processing [label name: WR1_INI] This processing is carried out when the program is reset, after a continuous writing is completed. Write protect is set on the area to which a write was accomplished in the continuous write mdoe, and at the same time 1-byte writing is enabled. In this program example, write protect is set on a certain area, even when no continuous write processing is carried out.

- (ii) 1-byte write processing [label name: WR_1BYTE]
 In this processing, the write status flag (EWST)
 is checked, and completion of the previous write
 operation is awaited (until EWST = 0).
 Afterwards, 1 byte is written.
- (c) Write error processing [module name: WRERR]
 - (i) INTEER interrupt processing [label name: INTEER] In this program example, the error processing is simply an infinite loop. However, for actual application, appropriate processing must be implemented, according to the target system.

(2) RAM used

In this program example, 5 bytes of RAM are used as work area in the continuous write mode (module name: WRC). In addition to this, an area for the number of bytes to be written is necessary for storing write data. Table 10-1 lists the RAM areas to be used. Table 10-1 RAM Areas Used for EEPROM Program Example

Module	RAM name	Allocation area	Purpose	Number of bytes	Initial value
WRC	WRPNTSP		Stores write source pointer		WRCDATA
	WRPNTDP	SADDR ^{*1}	Stores write destination pointer	2	WRCADRS
	CNTAREA		Counts number of bytes to be written	1	WRCNT+1
	Arbi- trary*3	RAM ^{*2}	Stores write source data	Arbi- trary	Arbi- trary

*1: SADDR: Short direct addressing application area (OFE20H to OFEFFH)

*2: RAM: Arbitrary RAM area within memory bank 0.

*3: Arbitrary means setting by the user.

(3) Input/output parameter

(a) Input parameter

Table 10-2 Input Parameters for EEPROM Program Example

Module	Parameter	Fixed/variable	Contents		
	WRCDATA	Fixed value	Write source address (internal RAM)		
WRC	WRCADRS	Fixed value	Write destination address (EEPROM)		
	WRCNT Fixed value		Number of write bytes		
LUDI	A register	Variable value	Sets write data		
WR1	HL register	Variable value	Sets write address		
WRERR	None	-	_		

(b) Output parameter

None.

(4) Register used

Module	Routine	Label	Register	Bank
LIDC	Initialization of continuous write mode		None	-
WRC	INTEPW interrupt processing	INTEPW	AX, DE, HL	1
	Initialization of 1-byte write mode	WR1_INI	None	-
WR1	1-byte write processing	WR_1BYTE	A, HL	0
WRERR	Write error processing	INTEER	None	-

Table 10-3 Registers Used for EEPROM Program


(5) Stack used

The size of the stack used for the subroutine and interrupt processing in this program example is 3 bytes (nesting level: 1).

(6) Mode register setting example

(a) Continuous write mode

EEPROM write control register



(Cont'd)

EEPROM write protect area specification bit

 WPA1	WPA0	Write protect area specification
0	0	Area 3 (FC80H-FCFFH)
0	1	Area 3-2 (FC00H-FCFFH)
1	0	Area 3-1 (FB80H-FCFFH)
1	1	Area 3-0 (FB00H-FCFFH)

EEPROM overwrite error detection flag


 EOVW	Overwrite error generation generated/not generated
0	Overwrite error not generated
1	Overwrite error generated

EEPROM write status flag

 EWST	Write status
0	EEPROM is not being written
1	EEPROM is being written

Remarks: f_{XX} indicats the crystal/ceramic oscillator frequency. When using the external clock frequency, read f_{XX} as f_X .

(b) 1-byte write mode



EEPROM write control register

WPA1	WPAO	Write protect area specification
0	0	Area 3 (FC80H-FCFFH)
0	1	Area 3-2 (FC00H-FCFFH)
1	0	Area 3-1 (FB80H-FCFFH)
1	1	Area 3-0 (FB00H-FCFFH)

EEPROM overwrite error detection flag

 EOVW	Overwrite error generation generated/not generated
0	Overwrite error not generated
1	Overwrite error generated

EEPROM write status flag

(Cont'd)

. (

EWST	Write status
0	EEPROM is not being written
1	EEPROM is being written

Remarks: f_{XX} indicats the crystal/ceramic oscillator frequency. When using the external clock frequency, read f_{XX} as f_X .

(7) Program example

The following program example is to implement both continuous writing and 1-byte writing. Whether the continuous write mode or 1-byte write mode will be accomplished is determined by the port level immediately after reset. In this example, P26 is used. The continuous mode is used when the port level is low (WRMODE=0). The 1byte mode is used when the port level is high (WRMODE=1).


PUBLIC WRCDATA, WRCADRS, WRCNT ; data EXTRN WRC_INI, WR1_INI, WR_1BYTE; package EQU MK1L.O ; INTEER mask flag EERMK WRMODE EQU P2.6 ; judge writing mode port ; --- define area for writing lbyte ---; write data WR1DATA EQU OFFH EPRMS1 DSEG ; write area (EEPROM) WR1ADRS:DS 1 ; --- define area for writing continuously ---32 ; write count WRCNT EQU WRDS DSEG WRCDATA:DS WRCNT ; source area of writing EPRMS2 DSEG ; destination area of writing(EEPROM) WRCADRS:DS WRCNT : : CSEG RST: : : ; open INTEER mask CLR1 EERMK if_bit(!WRMODE) ; IF writing continuously mode CALL !WRC_INI ; initialize of writing continuously ΕI ; enable interrupt while(forever) ; LOOP forever endw ; IF writing 1 byte mode endif CALL !WR1_IN1 ; initialize of writing 1 byte EL ; enable interrupt : : HL=#WR1ADRS ; set write address ; set write data A=#₩R1DATA CALL !WR_1BYTE ; writing 1 byte : :

Note: It is recommended to define the address for the EEPROM area (data segment EPRMS1 and EPRMS2 in this example) in the link directive file in advance, then link this directive file when linking the program. The following example shows directive file contents.


> MEMORY EEPROMO : (OFBOOH,128) / REGULAR MEMORY EEPROM1 : (OFB80H,128) / REGULAR MEMORY EEPROM2 : (OFC00H,128) / REGULAR MEMORY EEPROM3 : (OFC80H,128) / REGULAR ; MERGE EPRMS1 : = EEPROM0 MERGE EPRMS2 : = EEPROM3

(8) SPD chart


- Continuous write initialization process




- Continuous write processing (interrupt)




- 1-byte write initialization processing



- 1-byte write initialization processing



- Write error processing



(9) Program list

(a) Continuous write mode

In this program example, the definition file (INTMS.DEF) for the vector table address and macro service area is included in the beginning of the source program.

```
$
      IC(INTMS.DEF)
            WRC
      NAME
WRITING TO EEPROM
;*
                                             ж
                  uPD78244
                                             *
;*
;*
            writing continuously mode
                                             *
PUBLIC WRC_INI
                       ; package
      EXTRN
            WRCDATA, WRCADRS ; data
      EXTRN
            WRCNT
                        ; data
EPWIF EQU
            IF1L.1
                       ; INTEPW request flag
                       ; INTEPW mask flag
EPWMK
     EQU
            MK1L.1
;
      *** work area for writing to EEPROM ***
WRWOKD DSEG
            SADDR
            2
                        ; sorce pointer store area
WRPNTSP:DS
            2
WRPNTDP:DS
                        ; destination pointer store area
CNTAREA: DS
            1
                        ; writing count store area
;
     *** vector table ***
                        ; INTEPW vector table
      EPWVENT
*****
;*
      initialize of
                               *
            writing continuously
;*
                              ж
******
WRCS
      CSEG
WRC_INI:
      EWC=#00111000B
                        ; open write protect,
                        ; timer clock=65536/fxx, enable writing
```

```
; set sorce address of first writing
       WRPNTSP=#WRCDATA
       WRPNTDP=#WRCADRS
                            ; set destination address of first writing
       CNTAREA=#WRCNT+1
                            ; set writing count
       SET 1
             EPWIF
                            ; set INTEPW request flag
       CLR1
             EPWMK
                            ; open INTEPW mask
      RET
;*
      writing continuously routine
                                   *
;*
             by INTEPW
                                   *
INTEPW:
      SEL
             RB1
                            ; set register bank 1
      CNTAREA--
                                   decrement writing counter
       if(CNTAREA>#0)
                            ; not end writing of specified byte ?
                            ; THEN
             HL=WRPNTSP (AX);
                                  read write pointer
             DE=WRPNTDP (AX)
             [DE+]=[HL+] (A) ;
                                   write 1 byte & increment write pointer
             WRPNTSP=HL (AX);
                                  store sorce pointer
             WRPNTDP=DE (AX);
                                  store destination pointer
      endif
      RETI
```

END

(b) 1-byte write mode

In this program example, SFR bit name definition file (SFRBIT.DEF) is included.

NAME ₩R1 ;* WRITING TO EEPROM * uPD78244 ;* * writing lbyte mode * ;* ;* * ;* input condition * A register <-- write data * :* ;* HL register <-- write address * \$ IC(SFRBIT.DEF) PUBLIC WR1_INI, WR_1BYTE ; package * ;* initialize of writing 1 byte ж :* WR1S CSEG WR1_INI: ; enable write protect about AREA 3 EWC=#00001100B ; timer clock=65536/fxx ; enable writing, protect area=FC80H-FCFFH RET * writing 1 byte routine ;* WR_1BYTE: ; wait writing data while_bit(EWST) endw ; write 1 byte [HL]=A RET END

(c) Write error processing

In this program example, the definition file (INTMS.DEF) for the vector table address and macro service area is included in the beginning of the source program.

\$ IC(INTMS.DEF) NAME ₩RERR ;* WRITING TO EEPROM * ;* uPD78244 * ;* ERROR of writing routine * • *** define vector table *** EERVENT ; INTEER vector table WRERRS CSEG INTEER: while(forever) ; LOOP forever endw ·

END


APPENDIX A NOTES ON 78K/II SERIES PROGRAMMING

A.1 Notes on Vector Interrupt Processing

78K/II series has the following information in its program status word (PSW) shown in Fig. A-1:

- (a) Interrupt request enable flag (IE)
- (b) Interrupt priority status flag (ISP)
- (c) Register bank selector flags (RBS0, RBS1)

Fig. A-1 Program Status Word



When a vector interrupt is accepted, the program counter (PC) and PSW contents are saved to stack. At this time, the interrupt enable (IE) flag is cleared to 0, disabling the other vector interrupts. When a vector interrupt service program has been executed, the RETI instruction is executed to return execution to the main routine.

With the existing devices, the EI instruction is carried out before the RETI instruction, in order to enable the next vector interrupt.

With 78K/II series, however, the interrupts are enabled automatically, because the PC and PSW contents are restored from stack by the RETI instruction.

Even if a register bank has been switched to another bank, when a vector interrupt has been accepted, the original register bank is selected, when the RETI instruction is executed.




Fig. A-2 Relation between Vector Interrupt and PSW

A-3

The interrupt priority status (ISP) flag is cleared to 0 after the PSW contents are saved to stack, when a vector interrupt with a high priority (specified by PROL/H) occurs, disabling the interrupts with the lower priority. Normally, the vector interrupts are enabled, regardless of their priorities, when execution is returned to the original routine. However, even the vector interrupts with low priorities can also be enabled by setting the ISP flag to 1, even while a vector interrupt with a higher priority is being processed (the IE flag is 1 when the EI instruction is executed). A.2 Notes on Accessing External Expansion Data Memory for uPD7821x and uPD7822x

In the uPD7822x, the value set in advance to the output latch for P6 (port 6) is output to the higher 4 bits of the address bus, when "&" is appended to the operand that indicates the memory address to be accessed.

In addition, the uPD7821x outputs the value set in the lower 4 bits for PM6 (port 6 mode register) by the addressing modes (direct addressing, register indirect addressing, indexed addressing, and base addressing) common to all the memory spaces, to the higher 4 bits for the address bus.

Note: When the RESET signal is cleared, PM6 is initialized to OFxH and the lower 4 bits become undefined. It is therefore necessary to set bit 6 (MM6) of the MM register to 1 to execute initialization, such as clearing the lower 4 bits of the PM register to 0, before enabling access to the external expansion data memory. A.3 Notes on Accessing Port 0 and Real-Time Output Port

When port 0 is used as a real-time output port, the contents of its output latch cannot be changed by directly accessing port 0. The output latch contents can be changed only by transferring data from the buffer register by hardware.

APPENDIX B RA78K/II

B.1 File Provided with RA78K/II

The file provided with the RA78/II is used in this application note. However, assemblers of version 3.00 or higher are provided with a text file that can be included during assembling, in addition to the assembler package program.

Files provided are a file (SFRBIT.DEF)^{*} in which bit names for the special function registers (SFR) are probably used, when using the RA78K/II assembler package, and a file (INTMS.DEF), in which macros for assuring the interrupt vector table and the area are used for macro service.

These files are provided in the directory for each device named ¥DEVICE.

*: From version 4.00 or higher, this file is built in the assembler main unit, and it is not necessary to include it. Therefore, file SFRBIT.DEF is not provided either.

- DEVICE	78212	SFRBIT.DEF INTMS.DEF
	78213	 SFRBIT.DEF
	78214	 INTMS.DEF SFRBIT.DEF
	78217A*	 INTMS.DEF INTMS.DEF
	78218A [*]	 INTMS.DEF
	78220	SFRBIT.DEF
	78224	 INTMS.DEF SFRBIT.DEF
	78233	INTMS.DEF SFRBIT.DEF INTMS.DEF
	78234	SFRBIT.DEF
	78237	 INTMS.DEF SFRBIT.DEF
	78238	 INTMS.DEF SFRBIT.DEF
	78243	 INTMS.DEF SFRBIT.DEF
	78244	 INTMS.DEF SFRBIT.DEF INTMS.DEF

*: Version 4.00 or higher only

¥

Refer to the document (How to use the file, provided with RA78K/II assembler package (SUD-M-0319)) provided with the assembler package for details on how to use each file.

B.1.1 SFRBIT.DEF

In the SFRBIT.DEF file, bits of the special function registers probably manipulated in bit units are defined. Bit names are the same as those used in the users manual for each device. This file is provided only for version 3.00. From version 4.00 or higher, bit names are treated as reserved words of the assembler main unit. When using version 4.00 or higher, SFRBIT.DEF does not need to be included. In addition, when using a source file created for version 3.00, delete control instructions which include SFRBIT.DEF.

B.1.2 INTMS.DEF

In the INTMS.DEF file, macros used to assure the memory area used for interrupt and macro service are defined. Areas are assured by referencing macros. By using this, interrupt and macro service can be used without knowing the absolute address. Macros are segregated into three categories, depending on the contents to be defined.

(1) Vector table definition macro

Used to define vector table. Macro is defined for each table.

(2) Macro service control word area assuring macro availability.

Used to assure the macro service control word area availability and to define the label. Macro is defined for each interrupt (only interrupts that can be used by macro service).

(3) Macro service channel area assuring macro availability.

Used to assure macro service channel area availability and define the label. Macro is defined for each macro service type.

B-3

B.2 Register Bank Area Assuring Method

78K/II In the series, general registers are mapped in the internal RAM. Generally for the assembly language, the DS pseudo-instruction is used to assure the data memory area availability. However, in the RA78K/II, if DS pseudo-instruction is used to assure the area availability, the availability of the area shared with the register bank may also be assured the as data memory area.

The following method is to assure the availability of the register bank area currently used, using the assembler package function without overlapping on the data memory area.

B.2.1 Preparation

Create files for lists 1 to 5. Of these files, SELRB.DEF is a source file which will be included. Files SELRBO.ASM, SELRB1.ASM, SELRB2.ASM, and SELRB3.ASM will be assembled and used as one library file by the librarian when linking.

\$ SELDRB1 SELDRB2	NOLIST EXTRN SET	DSRBO OFFFFH		
SELDRB2 SELDRB3		OFFFFH OFFFFH		
SELRBO \$ \$;	M A C R O N O G E N S E L G E N E N D M	RBO		
SELRB1 \$ \$	MACRO NOGEN _ I F	SELDRB1	ΕQ	OFFFFH
S E L D R B 1 \$	EXTRN SET ENDIF	D S R B 1 O		
\$	SEL GEN ENDM	R B 1		
, S E L R B 2 \$ \$	M A C R O N O G E N _ I F	SELDRB2		
S E L D R B 2 \$	EXTRN SET ENDIF SEL	D S R B 2 O R B 2		
\$	G E N E N D M			
, S E L R B 3 \$ \$	M A C R O N O G E N _ I F E X T R N	S E L D R B 3 D S R B 3		
S E L D R B 3 \$	SET ENDIF SEL	O RB3		
\$ \$	GEN ENDM LIST			
Ψ				

- List 2 SELRBO.ASM

•	NAME Public	D S R B D S R B O
, SEGRBO DSRBO:	DSEG DS	AT OFEF8H 8
,	END	

- List 3 SELRB1.ASM NAME DSRB PUBLIC DSRB1

	PUBLIC	021	KBI
SEGRB1 DSRB1:	D S E G D S	A T 8	OFEFOH
,	END		

- List 4 SELRB2.ASM

	NAME PÜBLIC	D S R B D S R B 2
;		
SEGRB2	DSEG	AT OFEE8H
DSRB2:	DS	8
•		
	END	

- List 5 SELRB3.ASM NAME DSRB PUBLIC DSRB3 ; SEGRB3 DSEC AT OFEFOH DSRB3: DS 8 ; END

• • The following lists are batch files. With these batch files, the library file (SELRB.LIB) can be created by copying SELRB.DEF into the same directory introduced in B.1.

- Batch file main unit MKLIBALL.BAT

FOR %%D IN(212 213 214 217A 218A 220 224 233 234 237 238 243 244) DO COMMAND/C MKLIB %%D %1

- Batch file called by batch file MKLIB.BAT

FOR %%F IN (O 1 2 3) DO RA78K2 DSRB%%F.ASM -C%1 -NP LB78K2 < MKLIB.CMD COPY DSRB.LIB %2¥DEVICE¥78%1 COPY DSRB.DEF %2¥DEVICE¥78%1 DEL DSRB?.REL DEL DSRB.LIB

- Command file input to librarian MKLIB.CMD

C DSRB.LIB A DSRB.LIB DSRBO.REL A DSRB.LIB DSRB1.REL A DSRB.LIB DSRB2.REL A DSRB.LIB DSRB3.REL E

Actual work is initiated by making an input on the command line, as follows. MKLIBALL Directory under which assembler package is located

B.2.2 How to use

(1) Source file description method

Specify to include SELRB.DEF in the beginning of the source program module body. In addition, write macro name SELRBn, instead of writing the SEL RBn instruction, which selects a register bank.

Example:

\$	TITLE ("TEST")
\$	IC (INTMS.DEF)
\$	IC (SELRB.DEF)
;	
	NAME TEST
;	
\$	IC (SFRBIT.DEF)

SELRB2 ; Selects register bank 2

•

In the above example, the path to specify reading the include file needs to be specified on the command line, when assembling, or the path to read the include file needs to be specified, using the environment variable for MS-DOS.

Example 1: Specifying on command line RA78K2 TEST -IA:\DEVICE\78214 -C214

2: Environment variable setting method SET INC78K2 = A:\U00e4DEVICE\u00e478214

B-8

(2) Specifying when linking

Specify specification to use the library file (SELRB.LIB) when linking. Library file specification should be specified on the command line or by the parameter file.

Example: LK78K2 TEST -BA: ¥DEVICE¥78214¥SELRB.LIB

B.3 How to Use 1M-Byte Extension Data Memory Space

In the 78K/II series the data memory space can be extended to 1M bytes. The following example shows how to use the extended data memory space.

(1) Memory space use example

The memory space is used as shown in Fig. B-1. In the 78K/II series, 64K bytes of the memory space are used as one bank. Therefore, if the memory is larger than 64K bytes, the memory is divided into two or more banks in the 64K-byte unit.

FFFFFH		Data ROM3				
FOOOOH						
EFFFFH		Data ROM2				
E0000H DFFFFH	Mask ROM					
		Data ROM1				
D0000H CFFFFH						
С0000Н		Data ROMO				
BFFFFH	11					
60000H	UN	used				
SFFFFH		Data RAM1				
50000H 4FFFFH	RAM					
		Data RAMO				
40000H 3FFFFH						
10000H	Uni	used				
OFFFFH	Spe	rial				
OFFOOH		n register				
OFEFFH	Interi	nal RAM				
0FD00H	1114011					
OFCFFH	Un	used				
04000H 03FFFH						
	Inter	nal ROM				
00000Н						

Fig. B-1 Memory Space Use Example

On the source program, the availability of an area for data allocated in the extended data memory space must always be assured in a segment having a name.

In this example, the segment names are determined as indicated in Table B-1.

Segment name	Allocation location
LINEBUFF	Doto DANO
SUBBUFF	Data RAMO
MAINBUFF	Data RAM1
SYSPARA	Data ROMO
KDATA	
RDATA	Data ROM1
FONT1	Data ROM2
FONT2	Data ROM3

Table B-1 Segment Name and Allocation Location

The actual description is as shown below.

•

.

•

.

•

LINEBUFF DSEG

LLO:	DS	1024
LMO:	DS	1024

SUBBUF	DSEC	Ĩ
SB:	DS	512

SYSPARA	CSE	G		
PARA1:	DB	50H,	43H,	7FH

When referencing, specify the memory bank using the PM6 or P6 register in advance.

Example:

MOVW	HL,	#LMO		
MOV	P6,	#4		
MOV	&[HI	L], A		
MOV	P6,	#12	;	0CH
MOV	Α, δ	B!PARA1		

(3) How to specify when linking

The linker resolves the allocation address by the directive file. The directive file defines the memory area, and specifies segment allocation to the memory area.

The memory area is defined by assigning names to a part or all of the memory banks^{*}. Individual memory banks can contain two or more areas. Segments will be allocated in the memory area defined here.

*: In the manual for the RA78K series, this is expressed as "memory space", due to the relationship with other functions.

The memory areas are defined as indicated in Table B-2.

Memory area name	Allocation location
ERAMO	Data RAMO
ERAM1	Data RAM1
EROMO	Data ROMO
EROM1_0	0000H-7FFFH for Data ROM1 *
EROM1_1	8000H-FFFFH for Data ROM1 st
EROM2	Data ROM2
EROM3	Data ROM3

Table B-2 Memory Area Definition

*: These are addresses in the bank. In an absolute address, these addresses are D0000H to D7FFFH, and D8000H to DFFFFH. Segments are allocated as indicated in Table B-3.

Table B-3 Segment Allocation

Segment name	Memory area to be allocated
LINEBUFF	EDANO
SUBBUFF	ERAMO
MAINBUFF	ERAM1
SYSPARA	EROMO
KDATA	EROM1_0
RDATA	EROM1_1
FONT1	EROM2
FONT2	EROM3

In this case, the directive file becomes as follows:

MEMORY	ERAMO	: (0,0FFFFH)/EX4
MEMORY	ERAM1	: (0,0FFFFH)/EX5
MEMORY	EROMO	: (0,0FFFFH)/EX12
MEMORY	EROM1_0	: (0,80000H)/EX13
MEMORY	EROM1_1	: (8000H,8000H)/EX13
MEMORY	EROM2	: (0,0FFFFH)/EX14
MEMORY	EROM3	: (0,0FFFFH)/EX15
• 9		
MERGE	LINEBUFF	: =ERAMO/EX4
MERGE	SUBBUFF	: =ERAMO/EX4
MERGE	MAINBUFF	: =ERAM1/EX5
MERGE	SYSPARA	: = EROM0 / EX12
MERGE	KDATA	: =EROM1_0/EX13
MERGE	PDATA	: =EROM1_1/EX13
MERGE	FONT1	: = EROM2 / EX14
MERGE	FONT2	: = EROM3 / EX14

Specify the directory file using the -D option on the command line or in the parameter file, when executing linking.

APPENDIX C LIST OF 78K/II SERIES PRODUCTS

Appendix C lists the products in the 78K/II series.

Table C-1 List of 78K/II Series Products

Series name		uPl	D78214 ser	ies	uPD78218A series uPD78224 series					uPD7823		uPD78244	series		
Produc	t name	78212	78213	78214 (78P214)	78217A	78218A (78P218A)	78220	78224 (78P224)	78233	78234	78237	78238 (78P238)	78243	78244	
Number of basic instructions	>		1		.	I.,	65 (all '	78K/II seri	es)	1	l				
Minimum instruction 333 500 333 execution time (ns)				500	333	500	333	500	333	500	333	500	333		
PUSH PSW instruction execution time (Number of clocks)		5 or 7	stack area nal dual p n the abov	ort RAM:	When the area is internal RAM : Other th above:	in the dual port 6 an the	area is internal RAM :	the stack is in the nal dual port When the stack area is in the internal : 5 or 7 Other than the above than the : 7 or 9					dual port RAM: 6 : 8		
requirements uPD78P218A: -40 to				$V_{DD} = +$ 8A: -40 to	5V +10%	<u> </u>	-10 to +	+5 V+5%	-40 to +85°C, V _{DD} = +5 V <u>+</u> 10%			V <u>+</u> 10%	-10 to +70°C, V _{DD} = +5 V <u>+</u> 10%		
General-purpose register						8	bits x 8	x 4 banks	1						
Bank register				P6 and PM	6		P6 01	P6 only P6 and PM6							
	ROM	8K	None	16K	None	32K	None	16K	None	16K	None	32K (32K/ 16K*)	None	16K	
Internal memory (byte)	EEPROM						None						5	12	
(byte)	RAM	384	5	12	1	024		6	540 1			1024 (1024/ 640*)	5	512	
Memory space	L		1		Program m	emory space	: 64K byt	es, data me	mory spac	e: 1M byte	_i s	_I	L		

*: Set through software

C-2

(1/5)

~ ·				······································	00000						•			(2/5)	
Series name			78214 seri	es	uPD78213	D78218A series uPD78224 series			uPD78234 series				uPD78244 series		
Pr Item	oduct name	78212	78213	78214 (78P214)	78217A	78218A (78P218A)	78220	78224 (78P224)	78233	78234	78237	78238 (78P238)	78243	78244	
	Input		<u></u>	14			8			16		<u></u>	14	14	
	Output			12			12	12 20		12					
I/O pins	1/0	28	10	28	10	28	25	35	18	36	18	36	10	28	
	Total	54	36	54	36	54	45	63	46	64	46	64	36	54	
* Pins with	w/pull-up resistor	34	16	34	16	34	١	lone	24	42	24	42	16	34	
auxiliary functions	LED direct drive output	16	0	16	0	16	8			24	8	24	0	16	
	Transistor direct drive output	8					No	None 8					1		
	PO						8-bit output port								
	P1			-		8-bit I/O port									
	Р2				8-bit input port										
	P3						8-bit I/O port								
	Ρ4	8-bit I/O port	-	8-bit 1/0 port	-	8-bit 1/0 port	-	8-bit I/O port							
I/O pins	Р5	8-bit I/O port	-	8-bit I/O port	-	8-bit I/O port	-	8-bit Output port	-	8-bit I/O port	-	8-bit I/O port	-	8-bit I/O port	
	PG ·	4-bit output port or 4-bit I/O port	4-bit outpui port or 2-bit I/O port	4-bit output port or 4-bit I/O port	4-bit output port or 2-bit I/O port	4-bit output port or 4-bit I/O port	4-bit oulput port or 2-bit I/O port	4-bit output port or 4-bit I/O port	4-bit output port or 2-bit I/O port	4-bit output port or 4-bit I/O port	4-bit output port or 2-bit I/O port	4-bit output port or 4-bit I/O port	4-bit output port or 2-bit I/O port	4-bit output port or 4-bit I/O port	
	P7		6-t	bit input p	ort		7-bit	I/O port		8-bit in	put port	•	6-bit in	put port	

*: The pins with auxiliary functions are included in the I/O pins.

C-3

(2/5)

Series name uPD78214 series uPD78218A series uPD78224 series uPD78234 series uPD78244 series Product name 78212 78213 78214 78237 78238 78217A 78218A 78220 78224 78233 78234 78243 78244 (78P214) (78P218A) (78P224) (78P238) Item PWM output None 12 bits x 2 None Comparator None 4 bits x 8 None A/D converter 8 bits x 8 None 8 bits x 8 Selection of Selected according to operating frequency Any time can be selected Selected according conversion time to operating frequency AV_{REF} input voltage 3.4 V to V_{DD} - . 3.6 V to VDD 3.4 V to Vpp 3.6 V to VDD range Limitation of Normally O V to AVREF pin O V to AVREF for O V to AV_{REF} for pins used for A/D conversion input voltage voltage for only pins pins used for A/D _ during conversion selected by ANIO-ANI2 bits conversion during of ADM register conversion D/A converter None 8 bits x 2 None 16-bit timer/ 1 counter 8-bit timer/ 3 2 3 counter Timer counter Timer output 4 PWM/PPG output Provided None Provided One-shot pulse None Provided None Provided Interrupt 7 5 7 source External SFR area 16 bytes of OFFDOH-OFFDFH None 16 bytes of OFFDOH-OFFDFH

 C_{-}

4

(3/5)

Series name	e	uPI	078214 ser	ies	uPD78218A series		uPD78224 series			uPD78244 series					
Item	Product name	78212	78213	78214 (78P214)	78217A	78218A (78P218A)	78220	78224 (78P224)	78233	78234	78237	78238 (78P238)	78243	7824	
	UART		1 channel												
(Land a)	CSI		1 channel (for SBI)												
Serial interface	BRG timer		Provided	(shared with	h timer/c	counter 3)	Pr	ovided	P	rovided (sl	nared with	n timer/cou	nter 3)		
	Dedicated baud rate generator			Provided				None			Pro	ovided			
	External baud rate clock input			Provided				None	Provided						
Real-time	output port					4	bits x 2	or 8 bits x	۲ I						
Interrupt		2 levels (pro						cogrammable), vector/macro service							
Extern	al	7						8	7						
Intern	al	12						9	12 14					14	
	of macro cs that used		15					6 15							
Number of bits for macro service counter Incrementing MPD, MPT of macro service type C		8 bits only 8/16 bits selectable (except type					8 bit	8 bits only 8/16 bits selectable (except typ					ype A)		
		incre	lower 8 bi mented (hi unchanged)	gher		ented in units	bits a increm	ented r bits	Incremented in 16-bit units						
	service ion time	Macro	service e		mes for u	IPD78214 ser IPD78218A se	ries, uPD	78234 serie	s, and uPl	D78244 ser					

(4/5)

Series name		uPD	078214 ser	ies	uPD78218A series		uPD7822	4 series		uPD78234	uPD78244 series			
Ite	Product name m	78212	78213	78214 (78P214)	78217A	78218A (78P218A)	78220	78224 (78P224)	78233	78234	78237	78238 (78P238)	78243	78244
	Limitation of data transfer from memory to SFR by macro service type A		when tra s DON-DFN		of trans	hen address fer source emory) is FEDFN		Occurs	when trans	sfer data i	Occurs when address of transfer source buffer is OFEDOII-OFEDFII			
Sla	ndby function	HALT/STOP mode												
	Oscillation stabi- lization time on releasing STOP mode		Fixed		Two ty time s	pes of electable	F	ixed.		le				
	udo SRAM refresh ction	p	Provided (refresh pul	se width:	1/f _{clk})		led esh pulse l.5/fclk)	Provided (refresh pulse width: 1/f _{cLK})					
Lim acc	itation of memory ess	None						DFFH cannot cessed when	None					
Setting of ROM-less mode		$\overline{EA} = low$		EA = low	-	EA = low	-	$\overline{EA} = low$	-	MODE = high	-	MODE = high (inhibited)	-	$\overline{EA} = 10$
	kage	0 74-pin p) plastic QF dastic QF d x 14 mm plastic QF 0 x 20 mm plastic QU pP78212 ceramic sh ndow:	J: except P) P) IP:	shrink (750 m o 64-pin QFP (chip: 14 x 1 o 64-pin shrink w/wind	il) plastic 4 mm) ceramic DIP	QFJ o 94-pi QFP (chir	n plastic n plastic o: 20 mm)	o 80-pin o 94-pin o 94-pin	plastic QI plastic QI ceramic WC 238 only	0 64-pin shrink (750 m 0 64-pin QFP (chip: 14 x 1	DIP il) plastic		

(5/5)

APPENDIX D CORRESPONDENCE FOR PROGRAMS, DEVICES AND INTERNAL PERIPHERAL HARDWARE

				· · · · · · · · · · · · · · · · · · ·	Internal peripheral hardware																
	Target device				Timer/counter			 Asynchronou	ynchronous 3-line							Interrupt					
Item	uPD78214	uPD78218/	A uPD78224	uPD78234	uPD78244	16-bit timer/	timer/	8-bit timer/	timer/	serial	rial serial rface interface	SBI	Real-time output port	e A/D converter	Port T	PWM	EEPROM	Macro service Type A Type B Type C		Vector	
	<u> </u>	<u> </u>				counter	counter 1	counter 2	counter 3									Туре А	Туре В	Type C	linterrupt
CHAPTER 3 TINER/COUNTER PROGRAM EXAMPLE 3.1 Internal interval timer (1) Program examplwe with 16-bit timer/counter	0	0	0	0	0	0															0
(2) program example with 8-bit timer/counter 2	0	0	0	0	0		Δ	0	Δ								_				0
3.2 Programmable rectangular pulse output	0	0	0	0	0	0										1					0
 3.3 Free-running interval timer (1) Program example using the 16-bit timer/ counter 	0	0	0	0	0	0												↓			0
(2) Program example using 8-bit timer/counter 2	0	0	0	0	0			0							:						0
 3.4 PWM/PPG output (uPD78214) (1) PWM output program example using 16-bit timer/counter 	0	0		0	0	0															0
(2) PWM output program example using 8-bit timer/counter 2	0	0		0	0												_				0
(3) PPG output programexample using 16-bit timer/counter	0	0		0	0															1	0
(4) PPG output program example using 8-bit timer/counter 2	0	0		0	0			0													0
3.5 Software triggered one-shot pulse output		0		0	0																
3.6 Pulse cycle measurement	0	0	0	0	0	0		Δ													0
CHAPTER 4 PWM OUTPUT UNIT PROGRAM EXAMPLE (uPD78234)				0												0					
CHAPTER 5 ASYNCHRONOUS SERIAL INTERFACE PROGRAM EXAMPLES (a) Program for uPD78214	0	0		0	0					0											
(b) Program for uPD78224	0	0	0	0	0					0											
CHAPTER 6 THREE-LINE SERIAL INTERFACE PROGRAM EXAMPLE	0	0	0	0	0						0					-					1
CHAPTER 7 INTERRUPT PROCESSING PROGRAM EXAMPLES 7.1 UART reception processing	0	0	0	0	0					0								0			0
7.2 Parallel data input in synchronization with external interrupt request	0	0	0	0	0										1				0	-	0
7.3 Open-loop control for stepping motor (1)	0	0	0	0	0		0							1	1		1	1		0	
7.4 Open-loop control for stepping motor (2)		0		0	0		0						0			-			0	0	1
CHAPTER 8 A/D CONVERTER PROGRAM EXAMPLES	0	0		0	0								0	0							
CHAPTER 9 COMPARATOR PROGRAM EXAMPLE			0												0						
CHAPTER 10 EEPROM PROGRAM, EXAMPLE (uPD78244)					0												0				

