Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

Application Note

78K0/Kx2

8-Bit Single-Chip Microcontrollers

Flash Memory Programming (Programmer)

78K0/KB2: μPD78F0500, 78F0501, 78F0502, 78F0503, 78F0503D, 78F0500A, 78F0501A, 78F0502A, 78F0503A, 78F0503DA
78K0/KC2: μPD78F0511, 78F0512, 78F0513, 78F0514, 78F0515A, 78F0513D, 78F0515D, 78F0511A, 78F0512A, 78F0513A, 78F0514A, 78F0515A, 78F0513DA, 78F0515DA
78K0/KD2: μPD78F0521, 78F0522, 78F0523, 78F0524, 78F0525A, 78F0526A, 78F0527A, 78F0527D, 78F0521A, 78F0522A, 78F0523A, 78F0524A, 78F0525A, 78F0526A, 78F0527A, 78F0527DA
78K0/KE2: μPD78F0531, 78F0532, 78F0533, 78F0534, 78F0535, 78F0536A, 78F0537A, 78F0537DA

78K0/KF2: μPD78F0544, 78F0545, 78F0546, 78F0547, 78F0547D, 78F0544A, 78F0545A, 78F0546A, 78F0547A, 78F0547DA

Document No. U17739EJ3V0AN00 (3rd edition) Date Published September 2008 NS

© NEC Electronics Corporation 2005 Printed in Japan [MEMO]

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of May, 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

INTRODUCTION

Target Readers		intended for users who understand the functions of the ethics product to design application systems.
Purpose	dedicated flash memory p 78K0/Kx2. The sample programs and only and are not intended for Therefore, these sample	ication note is to help users understand how to develop programmers for rewriting the internal flash memory of the I circuit diagrams shown in this document are for reference or use in actual design-ins. programs must be used at the user's own risk. Correct d if these sample programs are used.
Organization	This manual consists of the Flash memory programm Command/data frame for Description of command UART communication me 3-wire serial I/O commun Flash memory programm	ning rmat processing ode
How to Read This Manual	 electrical engineering, logic To gain a general under → Read this manual in revised points. The the PDF file and spec To learn more about the 	ader of this manual has general knowledge in the fields of c circuits, and microcontrollers. standing of functions: the order of the CONTENTS . The mark " <r>" shows major revised points can be easily searched by copying an "<r>" in cifying it in the "Find what:" field. ? 78K0/Kx2's hardware functions: al of each 78K0/Kx2 product.</r></r>
Conventions	Data significance: Active low representation: Note: Caution: Remark: Numeral representation:	Higher digits on the left and lower digits on the right \overline{xxx} (overscore over pin or signal name) Footnote for item marked with Note in the text Information requiring particular attention Supplementary information Binaryxxxx or xxxxB Decimalxxxx

HexadecimalxxxxH

Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

Device-related documents

Document Name	Document Number
78K0/KB2 User's Manual	U17328E
78K0/KC2 User's Manual	U17336E
78K0/KD2 User's Manual	U17312E
78K0/KE2 User's Manual	U17260E
78K0/KF2 User's Manual	U17397E
78K/0 Series Instructions User's Manual	U12326E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

CONTENTS

CHAPT	ER 1 FLASH MEMORY PROGRAMMING	13
1.1	Overview	13
1.2	System Configuration	14
1.3	Flash Memory Configuration	15
1.4	Command List and Status List	17
	1.4.1 Command List	17
	1.4.2 Status List	
1.5	Power Activation and Setting Flash Memory Programming Mode	19
	1.5.1 Mode Setting Flowchart	21
	1.5.2 Sample program	22
1.6	Shutting Down Target Power Supply	23
1.7	Command Execution Flow at Flash Memory Rewriting	23
СНАРТ	ER 2 COMMAND/DATA FRAME FORMAT	26
2.1	Command Frame Transmission Processing	
2.2	Data Frame Transmission Processing	
2.3	Data Frame Reception Processing	28
СНАРТ	ER 3 DESCRIPTION OF COMMAND PROCESSING	29
3.1	Status Command	29
	3.1.1 Description	29
	3.1.2 Command frame and status frame	
3.2	Reset Command	30
	3.2.1 Description	
	3.2.2 Command frame and status frame	
3.3	Baud Rate Set Command	
3.4		
	3.4.1 Description	
	3.4.2 Command frame and status frame	
3.5	Chip Erase Command	
	3.5.1 Description	
	3.5.2 Command frame and status frame	
3.6	Block Erase Command	33
	3.6.1 Description	
	3.6.2 Command frame and status frame	
3.7		
	3.7.1 Description	
	3.7.2 Command frame and status frame	
	3.7.3 Data frame and status frame	
	3.7.4 Completion of transferring all data and status frame	
3.8	,	
	3.8.1 Description	35
	3.8.2 Command frame and status frame	

	3.8.3	3.8.3 Data frame and status frame		
3.9	Block	Blank Check Command	. 37	
	3.9.1	Description	37	
	3.9.2	Command frame and status frame	37	
3.10	Silico	n Signature Command	. 38	
	3.10.1	Description	38	
	3.10.2	Command frame and status frame	38	
	3.10.3	Silicon signature data frame	38	
	3.10.4	78K0/Kx2 silicon signature list	41	
3.11	Versio	on Get Command	. 46	
	3.11.1	Description	46	
	3.11.2	Command frame and status frame	46	
	3.11.3	Version data frame	47	
3.12	Check	sum Command	. 47	
	3.12.1	Description	47	
	3.12.2	Command frame and status frame	47	
	3.12.3	Checksum data frame	48	
3.13	Secur	ity Set Command	. 48	
	3.13.1	Description	48	
	3.13.2	Command frame and status frame	48	
	3.13.3	Data frame and status frame	49	
	3.13.4	Internal verify check and status frame	49	
<u></u>				
4.1	Comn	UART COMMUNICATION MODE	. 52	
4.1 4.2	Comn Data F	nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart	. 52 . 53	
4.1 4.2 4.3	Comn Data F Data F	nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart	. 52 . 53 . 54	
4.1 4.2	Comn Data F Data F Reset	nand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command	. 52 . 53 . 54 . 55	
4.1 4.2 4.3	Comn Data F Data F Reset 4.4.1	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart	. 52 . 53 . 54 . 55	
4.1 4.2 4.3	Comn Data F Data F Reset 4.4.1 4.4.2	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence	. 52 . 53 . 54 . 55 55 56	
4.1 4.2 4.3	Comn Data F Data F Reset 4.4.1 4.4.2 4.4.3	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion	. 52 . 53 . 54 . 55 55 56 56	
4.1 4.2 4.3	Comn Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart	. 52 . 53 . 54 . 55 55 56 56 57	
4.1 4.2 4.3 4.4	Comn Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.3 4.4.4 4.4.5	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program	. 52 . 53 . 54 . 55 55 56 56 57 58	
4.1 4.2 4.3	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command	. 52 . 53 . 54 . 55 55 56 56 57 58 . 59	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart	. 52 . 53 . 54 . 55 56 56 57 58 . 59 59	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.2	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence	. 52 . 53 . 54 . 55 55 56 57 58 . 59 59 60	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.2 4.5.3	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing sequence Status at processing sequence	. 52 . 53 . 54 . 55 56 56 57 58 59 60 60	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing sequence Flowchart Description of processing sequence Flowchart Processing completion Flowchart	. 52 . 53 . 54 . 55 56 57 58 . 59 60 60 61	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart. Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart. Description of processing sequence Status at processing sequence Status at processing completion Flowchart Sample program	. 52 . 53 . 54 . 55 56 56 57 58 . 59 60 61 62	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program	. 52 . 53 . 54 . 55 55 56 56 57 58 60 60 61 62 63	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Description of processing sequence Status at processing completion Flowchart Sample program Flowchart Sample program Flowchart Sample program Flowchart Sample program Processing sequence chart	. 52 . 53 . 54 . 55 55 56 57 58 59 60 61 61 62 63	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1 4.6.2	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command	. 52 . 53 . 54 . 55 56 56 57 58 60 61 62 63 63 64	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1 4.6.2 4.6.3	hand Frame Transmission Processing Flowchart	. 52 . 53 . 54 . 55 55 56 56 57 58 59 60 61 62 63 64 64	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1 4.6.2 4.6.3 4.6.4	hand Frame Transmission Processing Flowchart	. 52 . 53 . 54 . 55 55 56 57 58 59 60 61 62 61 62 63 64 64 64	
 4.1 4.2 4.3 4.4 4.5 4.6 	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1 4.6.2 4.6.3 4.6.4 4.6.5	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Flowchart Sample program Frase Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing sequence Status at processing sequence Flowchart Sample program Frase Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program	52 53 54 55 55 56 57 58 59 60 61 62 63 63 64 64 65 66	
4.1 4.2 4.3 4.4	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1 4.6.2 4.6.3 4.6.4 4.6.5 Block	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Flowchart Sample program Frase Command Flowchart Description of processing sequence Status at processing completion Flowchart Sample program Frase Command Flowchart Sample program Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Flowchart Sample program	. 52 . 53 . 54 . 55 55 56 56 57 58 59 60 61 62 63 64 64 65 66 67	
 4.1 4.2 4.3 4.4 4.5 4.6 	Comm Data F Data F Reset 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 Oscill 4.5.1 4.5.1 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 Chip F 4.6.1 4.6.2 4.6.3 4.6.4 4.6.5	hand Frame Transmission Processing Flowchart Frame Transmission Processing Flowchart Frame Reception Processing Flowchart Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program ating Frequency Set Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program Flowchart Sample program Frase Command Processing sequence chart Description of processing sequence Status at processing sequence Status at processing sequence Status at processing sequence Flowchart Sample program Frase Command Processing sequence chart Description of processing sequence Status at processing completion Flowchart Sample program	. 52 . 53 . 54 . 55 55 56 57 58 59 60 61 62 61 62 63 64 64 64 65 66 67	

	4.7.3	Status at processing completion	68
	4.7.4	Flowchart	69
	4.7.5	Sample program	70
4.8	Progra	amming Command	71
	4.8.1	Processing sequence chart	71
	4.8.2	Description of processing sequence	72
	4.8.3	Status at processing completion	73
	4.8.4	Flowchart	74
	4.8.5	Sample program	75
4.9	Verify	Command	.77
	4.9.1	Processing sequence chart	
	4.9.2	Description of processing sequence	78
	4.9.3	Status at processing completion	
	4.9.4	Flowchart	79
	4.9.5	Sample program	
4.10	Block	Blank Check Command	
	4.10.1	Processing sequence chart	
	4.10.2	Description of processing sequence	
	4.10.3	Status at processing completion	
	4.10.4	Flowchart	
	4.10.5	Sample program	
4.11		n Signature Command	
	4.11.1	Processing sequence chart	
	4.11.2	Description of processing sequence	
	4.11.3	Status at processing completion	
	4.11.4	Flowchart	
4 4 0	4.11.5	Sample program	
4.12		n Get Command	
	4.12.1	Processing sequence chart	
	4.12.2	Description of processing sequence	
	4.12.3	Status at processing completion	
	4.12.4	Flowchart	
4 4 0			
4.13		sum Command	
	4.13.1 4.13.2	Processing sequence chart	
	4.13.2	Description of processing sequence	
	4.13.3	Status at processing completion	
	-	Sample program	
4 1 1	4.13.5 Securi	Sample program	
7.14	4.14.1	Processing sequence chart	
	4.14.1	Description of processing sequence	
	4.14.2	Status at processing completion	
	4.14.3	Flowchart	
	4.14.4	Sample program	
	1.14.0		101

CHAPTE	ER 5	3-WIRE SERIAL I/O COMMUNICATION MODE (CSI)	103
5.1	Comm	nand Frame Transmission Processing Flowchart	104
5.2	Data F	rame Transmission Processing Flowchart	105
5.3	Data F	rame Reception Processing Flowchart	106
5.4	Status	Gommand	107
	5.4.1	Processing sequence chart	107
	5.4.2	Description of processing sequence	108
	5.4.3	Status at processing completion	108
	5.4.4	Flowchart	109
	5.4.5	Sample program	110
5.5	Reset	Command	112
	5.5.1	Processing sequence chart	112
	5.5.2	Description of processing sequence	113
	5.5.3	Status at processing completion	113
	5.5.4	Flowchart	114
	5.5.5	Sample program	115
5.6	Oscilla	ating Frequency Set Command	116
	5.6.1	Processing sequence chart	116
	5.6.2	Description of processing sequence	117
	5.6.3	Status at processing completion	117
	5.6.4	Flowchart	118
	5.6.5	Sample program	119
5.7	Chip E	Erase Command	120
	5.7.1	Processing sequence chart	120
	5.7.2	Description of processing sequence	121
	5.7.3	Status at processing completion	
	5.7.4	Flowchart	122
	5.7.5	Sample program	123
5.8	Block	Erase Command	
	5.8.1	Processing sequence chart	124
	5.8.2	Description of processing sequence	125
	5.8.3	Status at processing completion	125
	5.8.4	Flowchart	126
	5.8.5	Sample program	127
5.9	Progra	amming Command	128
	5.9.1	Processing sequence chart	128
	5.9.2	Description of processing sequence	129
	5.9.3	Status at processing completion	130
	5.9.4	Flowchart	131
	5.9.5	Sample program	132
5.10	Verify	Command	
	5.10.1	Processing sequence chart	134
	5.10.2	Description of processing sequence	135
	5.10.3	Status at processing completion	135
	5.10.4	Flowchart	136
	5.10.5	Sample program	

5.11	Block	Blank Check Command	139
	5.11.1	Processing sequence chart	
	5.11.2	Description of processing sequence	140
	5.11.3	Status at processing completion	140
	5.11.4	Flowchart	141
	5.11.5	Sample program	142
5.12	Silicor	n Signature Command	143
	5.12.1	Processing sequence chart	143
	5.12.2	Description of processing sequence	144
	5.12.3	Status at processing completion	144
	5.12.4	Flowchart	145
	5.12.5	Sample program	146
5.13	Versio	on Get Command	147
	5.13.1	Processing sequence chart	
	5.13.2	Description of processing sequence	
	5.13.3	Status at processing completion	
	5.13.4	Flowchart	
	5.13.5	Sample program	
5.14		sum Command	
	5.14.1	Processing sequence chart	
	5.14.2	Description of processing sequence	
	5.14.3	Status at processing completion	
	5.14.4	Flowchart	
E 4 E	5.14.5	Sample program	
5.15		ity Set Command	
	5.15.1	Processing sequence chart	
	5.15.2	Description of processing sequence	
	5.15.3	Status at processing completion	
	5.15.4	Flowchart	
	5.15.5	Sample program	
СНАРТЕ	ER 6 F	LASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS	161
6.1	Flash	Memory Programming Parameter Characteristics of Expanded	Specification
	Produ	cts (µPD78F05xxA)	
	6.1.1	Basic characteristics	
	6.1.2	Flash memory programming mode setting time	
	6.1.3	Programming characteristics	
6.2	Flash	Memory Programming Parameter Characteristics of Conventional-	-specification
	Produ	cts (<i>µ</i> PD78F05xx)	164
	6.2.1	Basic characteristics	164
	6.2.2	Flash memory programming mode setting time	164
	6.2.3	Programming characteristics	
6.3		taneous Selection and Erasure Performed by Block Erase Command	
6.4		Communication Mode	
6.5	3-Wire	Serial I/O Communication Mode	178
APPEND	DIX A	CIRCUIT DIAGRAMS (REFERENCE)	181

APPEN	DIX B REVISION HISTORY	189
B.1	Major Revisions in This Edition	189
B.2	Revision History up to Previous Edition	190

CHAPTER 1 FLASH MEMORY PROGRAMMING

To rewrite the contents of the internal flash memory of the 78K0/Kx2, a dedicated flash memory programmer (hereafter referred to as the "programmer") is usually used.

This Application Note explains how to develop a dedicated programmer.

1.1 Overview

The 78K0/Kx2 incorporates firmware that controls flash memory programming. The programming to the internal flash memory is performed by transmitting/receiving commands between the programmer and the 78K0/Kx2 via serial communication.



Figure 1-1. System Outline of Flash Memory Programming in 78K0/Kx2

1.2 System Configuration

Examples of the system configuration for programming the flash memory are illustrated in Figure 1-2.

These figures illustrate how to program the flash memory with the programmer, under control of a host machine.

Depending on how the programmer is connected, the programmer can be used in a standalone mode without using the host machine, if a user program has been downloaded to the programmer in advance.

For example, NEC Electronics' flash memory programmer PG-FP5 can execute programming either by using the GUI software with a host machine connected or by itself (standalone).

Figure 1-2. System Configuration Examples

(1) UART communication mode (LSB-first transfer)



(2) 3-wire serial I/O communication mode (CSI) (MSB-first transfer)



Remark As for the pins used for flash memory programming and the recommended connections of unused pins, see the user's manual of each product.

1.3 Flash Memory Configuration

The 78K0/Kx2 must manage product-specific information (such as a device name and memory information).

Table 1-1 shows the flash memory size of the 78K0/Kx2 and Figure 1-3 shows the configuration of the flash memory.

Device Name Flash Memory Size				
78K0/KB2	μPD78F0500, 78F0500A	8 KB		
	μPD78F0501, 78F0501A	16 KB		
	μPD78F0502, 78F0502A	24 KB		
	μPD78F0503, 78F0503A, 78F0503D, 78F0503DA	32 KB		
78K0/KC2	μPD78F0511, 78F0511A	16 KB		
	μPD78F0512, 78F0512A	24 KB		
	μPD78F0513, 78F0513A, 78F0513D, 78F0513DA	32 KB		
	μPD78F0514, 78F0514A	48 KB		
	μPD78F0515, 78F0515A, 78F0515D, 78F0515DA	60 KB		
78K0/KD2	μPD78F0521, 78F0521A	16 KB		
	μPD78F0522, 78F0522A	24 KB		
	μPD78F0523, 78F0523A	32 KB		
	μPD78F0524, 78F0524A	48 KB		
	μPD78F0525, 78F0525A	60 KB		
	μPD78F0526, 78F0526A	96 KB		
	μPD78F0527, 78F0527A, 78F0527D, 78F0527DA	128 KB		
78K0/KE2	μPD78F0531, 78F0531A	16 KB		
	μPD78F0532, 78F0532A	24 KB		
	μPD78F0533, 78F0533A	32 KB		
	μPD78F0534, 78F0534A	48 KB		
	μPD78F0535, 78F0535A	60 KB		
	μPD78F0536, 78F0536A	96 KB		
	μPD78F0537, 78F0537A, 78F0537D, 78F0537DA	128 KB		
78K0/KF2	μPD78F0544, 78F0544A	48 KB		
	μPD78F0545, 78F0545A	60 KB		
	μPD78F0546, 78F0546A	96 KB		
	μPD78F0547, 78F0547A, 78F0547D, 78F0547DA	128 KB		

Table 1-1. Flash Memory Size of 78K0/Kx2



Figure 1-3. Flash Memory Configuration



1.4 Command List and Status List

The flash memory incorporated in the 78K0/Kx2 has functions to manipulate the flash memory, as listed in Table 1-2. The programmer transmits commands to control these functions to the 78K0/Kx2, and manipulates the flash memory with checking the response status from the 78K0/Kx2.

1.4.1 Command List

The commands used by the programmer and their functions are listed below.

Command Number	Command Name	Function Name	Function	
20H	Chip Erase	Erase	Erases the entire flash memory area.	
22H	Block Erase		Erases a specified area in the flash memory.	
40H	Programming	Write	Writes data to a specified area in the flash memory.	
13H	Verify	Verify	Compares the contents in a specified area in the flash memory with data transmitted from the programmer.	
32H	Block Blank Check	Blank check Checks the erase status of a specified block in the flash memory.		
70H	Status	Information	Acquires the current operating status (status data).	
C0H	Silicon Signature	acquisition	Acquires 78K0/Kx2 information (write protocol information).	
C5H	Version Get		Acquires version information of the 78K0/Kx2 and firmware.	
B0H	Checksum		Acquires checksum data of a specified area.	
A0H	Security Set	Security	Sets security information.	
00H	Reset	Others	Detects synchronization in communication.	
90H	Oscillating Frequency Set		Specifies the oscillation frequency of the 78K0/Kx2.	

Table 1-2. List of Commands Transmitted from Programmer to 78K0/Kx2

1.4.2 Status List

The following table lists the status codes the programmer receives from the 78K0/Kx2.

Status Code	Status	Description
04H	Command number error	Error returned if a command not supported is received
05H	Parameter error	Error returned if command information (parameter) is invalid
06H	Normal acknowledgment (ACK)	Normal acknowledgment
07H	Checksum error	Error returned if data in a frame transmitted from the programmer is abnormal
0FH	Verify error	Error returned if a verify error has occurred upon verifying data transmitted from the programmer
10H	Protect error	Error returned if an attempt is made to execute processing that is prohibited by the Security Set command
15H	Negative acknowledgment (NACK)	Negative acknowledgment
1AH	MRG10 error	Erase verify error
1BH	MRG11 error	Internal verify error or blank check error during data write
1CH	Write error	Write error
20H	Read error	Error returned when reading of security information failed
FFH	Processing in progress (BUSY)	Busy response ^{Note}

Table 2-7. Status Code List

Note During CSI communication, 1-byte "FFH" may be transmitted, as well as "FFH" as the data frame format.

Reception of a checksum error or NACK is treated as an immediate abnormal end in this manual. When a dedicated programmer is developed, however, the processing may be retried without problem from the wait immediately before transmission of the command that results a checksum error or NACK. In this event, limiting the retry count is recommended for preventing infinite repetition of the retry operation.

Although not listed in the above table, if a time-out error (BUSY time-out or time-out in data frame reception during UART communication) occurs, it is recommended to shutdown the power supply to the 78K0/Kx2 (refer to **1.6 Shutting Down Target Power Supply**) and then connect the power supply again.

1.5 Power Activation and Setting Flash Memory Programming Mode

To rewrite the contents of the flash memory with the programmer, the 78K0/Kx2 must first be set to the flash memory programming mode by supplying a specific voltage to the flash memory programming mode setting pin (FLMD0) in the 78K0/Kx2, then releasing a reset.

The programmer is received pulse input for rewriting flash memory from FLMD0 pin after programming mode transition.

The following illustrates a timing chart for setting the flash memory programming mode and selecting the communication mode.



Figure 1-4. Setting Flash Memory Programming Mode and Selecting Communication Mode

The relationship between the setting of the FLMD0 pin after reset release and the operating mode is shown below.

Table 1-4. Relationship Between FLMD0 Pin Setting After Reset Release and Operating Mode

FLMD0	Operating Mode	
Low (GND)	Normal operating mode	
High (VDD)	Flash memory programming mode	

The following table shows the relationship between the number of FLMD0 pulses (pulse counts) and communication modes that can be selected with the 78K0/Kx2.

Communication Mode	FLMD0 Pulse Counts	Port Used for Communication	
UART (UART6)	0 (when X1 clock (fx) is used)	TxD6 (P13), RxD6 (P14)	
	3 (when external main system clock (fexclk) is used)		
3-wire serial I/O (CSI10)	8	SO10 (P12), SI10 (P11), SCK10 (P10)	
Setting prohibited	Others	_	

 Table 1-5.
 Relationship Between FLMD0 Pluse Counts and Communication Modes

• UART Communication Mode

The RxD and TxD pins are used for UART communication. The communication conditions are as shown below.

Item	Description
Baud rate	Communication is performed at 9,600 bps until the Oscillating Frequency Set command is transmitted. After the status frame is received, the communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps.
Parity bit	None
Data length	8 bits (LSB first)
Stop bit	1 bit

Table 1-6.	UART	Communication	Conditions
------------	------	---------------	------------

The programmer always operates as the master device during CSI communication, so the programmer must check whether the processing by the 78K0/Kx2, such as writing or erasing, is normally completed. On the other hand, the status of the master and slave is occasionally exchanged during UART communication, so communication at the optimum timing is possible.

Caution Set the same baud rate to the master and slave devices when performing UART communication.

• 3-Wire Serial I/O Communication Mode (CSI)

The \overline{SCK} , SO and SI pins are used for CSI communication. The programmer always operates as the master device, so communication may not be performed normally if data is transmitted via the \overline{SCK} pin while the 78K0/Kx2 is not ready for transmission/reception.

The communication data format is MSB-first, in 8-bit units. Keep the clock frequency 2.5 MHz or lower.

1.5.1 Mode Setting Flowchart



1.5.2 Sample program

/*

/*

{

The following shows a sample program for mode setting processing.

```
* /
/* connect to Flash device
                                                      */
                                                      */
void
fl_con_dev(void)
extern void init_fl_uart(void);
extern void init_fl_csi(void);
      int n;
      int pulse;
      SRMK0 = true;
      UARTEO = false;
      switch (fl_if){
        default:
                       pulse = PULSE_UART; break;
        case FLIF_UART: pulse = UseEXCLK ? PULSE_UART_EX : PULSE_UART; break;
        case FLIF_CSI: pulse = PULSE_CSI; break;
      }
      pFL_RES = low;
                             // RESET = low
      pmFL_FLMD0 = PM_OUT;
                             // FLMD0 = output mode
      pFL_FLMD0 = low;
      FL_VDD_HI();
                              // VDD = high
      fl_wait(tDP);
                              // wait
                             // FLMD0 = high
      pFL_FLMD0 = hi;
      fl_wait(tPR);
                              // wait
      pFL_RES
             = hi;
                             // RESET = high
      start_flto(fl_if == FLIF_CSI ? tRC : tR1); // start "tRC" wait timer
      fl_wait((tRP+tRPE)/2);
      if (fl_if == FLIF_UART) {
                          // Initialize UART h.w.(for Flash device control)
        init_fl_uart();
        UARTE0 = true;
       SRIF0 = false;
        SRMK0 = false;
      }
      else{
        init_fl_csi(); // Initialize CSI h.w.
      }
      for (n = 0; n < pulse; n++) {// pulse output}
        pFL_FLMD0 = low;
        fl_wait(tPW);
```

```
pFL_FLMD0 = hi;
fl_wait(tPW);
}
while(!check_flto()) // timeout tRC ?
; // no
// start RESET command proc.
```

1.6 Shutting Down Target Power Supply

}

After each command execution is completed, shut down the power supply to the target after setting the RESET pin to low level, as shown below.

Set other pins to Hi-Z when shutting down the power supply to the target.

Caution Shutting down the power supply and inputting a reset during command processing are prohibited.





1.7 Command Execution Flow at Flash Memory Rewriting

Figure 1-6 illustrates the basic flowchart when flash memory rewriting is performed with the programmer.

Other than commands shown in the Figure 1-6, the Verify command and Checksum command are also be supported.



Figure 1-6. Basic Flowchart for Flash Memory Rewrite Processing

Remark Figure 1-7 shows execution example of each command.





CHAPTER 2 COMMAND/DATA FRAME FORMAT

The programmer uses the command frame to transmit commands to the 78K0/Kx2. The 78K0/Kx2 uses the data frame to transmit write data or verify data to the programmer. A header, footer, data length information, and checksum are appended to each frame to enhance the reliability of the transferred data.

The following shows the format of a command frame and data frame.

Figure 2-1. Command Frame Format

SOH	LEN	СОМ	Command information (variable length)	SUM	ETX
(1 byte)	(1 byte)	(1 byte)	(Max. 255 bytes)	(1 byte)	(1 byte)

Figure 2-2. Data Frame Format

STX	LEN	Data (variable length)	SUM	ETX or ETB
(1 byte)	(1 byte)	(Max. 256 bytes)	(1 byte)	(1 byte)

Symbol	Value	Description
SOH	01H	Command frame header
STX	02H	Data frame header
LEN	-	Data length information (00H indicates 256).Command frame:COM + command information lengthData frame:Data field length
СОМ	_	Command number
SUM	_	Checksum data for a frame Obtained by sequentially subtracting all of calculation target data from the initial value (00H) in 1-byte units (borrow is ignored). The calculation targets are as follows. Command frame: LEN + COM + all of command information Data frame: LEN + all of data
ETB	17H	Footer of data frame other than the last frame
ETX	03H	Command frame footer, or footer of last data frame

Table 2-1. Description of Symbols in Each Frame

The following shows examples of calculating the checksum (SUM) for a frame.

[Command frame]

No command information is included in the following example of a Status command frame, so LEN and COM are targets of checksum calculation.

SOH	LEN	СОМ	SUM	ETX
01H	01H	70H	Checksum	03H
	Checksum cal	culation targets		

For this command frame, checksum data is obtained as follows.

00H (initial value) – 01H (LEN) – 70H (COM) = 8FH (Borrow ignored. Lower 8 bits only.)

The command frame finally transmitted is as follows.

SOH	LEN	СОМ	SUM	ETX
01H	01H	70H	8FH	03H

[Data frame]

To transmit a data frame as shown below, LEN and D1 to D4 are targets of checksum calculation.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	Checksum	03H

For this data frame, checksum data is obtained as follows.

00H (initial value) - 04H (LEN) - FFH (D1) - 80H (D2) - 40H (D3) - 22H (D4)

= 1BH (Borrow ignored. Lower 8 bits only.)

The data frame finally transmitted is as follows.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1BH	03H

When a data frame is received, the checksum data is calculated in the same manner, and the obtained value is used to detect a checksum error by judging whether the value is the same as that stored in the SUM field of the receive data. When a data frame as shown below is received, for example, a checksum error is detected.

STX	LEN	D1	D2	D3	D4	SUM	ETX
02H	04H	FFH	80H	40H	22H	1AH	03H

 \uparrow Should be 1BH, if normal

2.1 Command Frame Transmission Processing

Read the following chapters for details on flowcharts of command processing to transmit command frames, for each communication mode.

- For the UART communication mode, read 4.1 Flowchart of Command Frame Transmission Processing.
- For the 3-wire serial I/O communication mode (CSI), read 5.1 Flowchart of Command Frame Transmission Processing.

2.2 Data Frame Transmission Processing

The write data frame (user program), verify data frame (user program), and security data frame (security flag) are transmitted as a data frame.

Read the following chapters for details on flowcharts of command processing to transmit data frames, for each communication mode.

- For the UART communication mode, read 4.2 Flowchart of Data Frame Transmission Processing.
- For the 3-wire serial I/O communication mode (CSI), read **5.2** Flowchart of Data Frame Transmission Processing.

2.3 Data Frame Reception Processing

The status frame, silicon signature data frame, version data frame, and checksum data frame are received as a data frame.

Read the following chapters for details on flowcharts of command processing to receive data frames, for each communication mode.

- For the UART communication mode, read 4.3 Flowchart of Data Frame Reception Processing.
- For the 3-wire serial I/O communication mode (CSI), read **5.3** Flowchart of Data Frame Reception Processing.

CHAPTER 3 DESCRIPTION OF COMMAND PROCESSING

3.1 Status Command

3.1.1 Description

This command is used to check the operation status of the 78K0/Kx2 after issuance of each command such as write or erase.

After the Status command is issued, if the Status command frame cannot be received normally in the 78K0/Kx2 due to problems based on communication or the like, the status setting will not performed in the 78K0/Kx2. As a result, a busy response (FFH), not the status frame, may be received. In such a case, retry the Status command.

3.1.2 Command frame and status frame

Figure 3-1 shows the format of a command frame for the Status command, and Figure 3-2 shows the status frame for the command.

SOH	LEN	COM	SUM	ETX
01H	01H	70H (Status)	Checksum	03H

Figure 3-1. Status Command Frame (from Programmer to 78K0/Kx2)

Figure 3-2. Status Frame for Status Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data			SUM	ETX
02H	n	ST1		STn	Checksum	03H

Remarks 1. ST1 to STn: Status #1 to Status #n

2. The length of a status frame varies according to each command (such as write or erase) to be transmitted to the 78K0/Kx2.

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- The Status command is not used in the UART communication mode.
- For the 3-wire serial I/O communication mode (CSI), read 5.4 Status Command.
- Caution After each command such as write or erase is transmitted in UART communication, the 78K0/Kx2 automatically returns the status frame within a specified time. The Status command is therefore not used.

If the Status command is transmitted in UART communication, the Command Number Error is returned.

3.2 Reset Command

3.2.1 Description

This command is used to check the establishment of communication between the programmer and the 78K0/Kx2 after the communication mode is set.

When UART is selected as the mode for communication with the 78K0/Kx2, the same baud rate must be set in the programmer and 78K0/Kx2. However, the 78K0/Kx2 cannot detect its own baud rate generation clock (fx or fEXCLK) frequency so the baud rate cannot be set. It makes detection of the baud rate generation clock frequency in the 78K0/Kx2 possible by sending "00H" twice at 9,600 bps from the programmer, measuring the low-level width of "00H", and then calculating the average of two sent signals. The baud rate can consequently be set, which enables synchronous detection in communication.

3.2.2 Command frame and status frame

Figure 3-3 shows the format of a command frame for the Reset command, and Figure 3-4 shows the status frame for the command.

SO	Η	LEN	COM	SUM	ETX
01	1	01H	00H (Reset)	Checksum	03H

Figure 3-3. Reset Command Frame (from Programmer to 78K0/Kx2)

Figure 3-4.	Status Frame for F	Reset Command (fron	n 78K0/Kx2 to	Programmer)

STX	LEN	Data	SUM	ETX
02H	1	ST1	Checksum	03H

Remark ST1: Synchronization detection result

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.4 Reset Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.5 Reset Command.

3.3 Baud Rate Set Command

The 78K0/Kx2 does not support the Baud Rate Set command.

With the 78K0/Kx2, UART communication is performed at 9,600 bps until the Oscillating Frequency Set command is transmitted. After the status frame is received, the communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps.

3.4 Oscillating Frequency Set Command

3.4.1 Description

This command is used to specify the frequency of fx or fEXCLK during UART communication. The 78K0/Kx2 uses the frequency data in the received packet to realize the baud rate of 115,200 bps.

Caution With the 78K0/Kx2, UART communication is performed at 9,600 bps until the Oscillating Frequency Set command is transmitted.

After the status frame is received, the communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps.

3.4.2 Command frame and status frame

Figure 3-5 shows the format of a command frame for the Oscillating Frequency Set command, and Figure 3-6 shows the status frame for the command.

Figure 3-5.	Oscillating Frequency	Set Command Frame	(from Programmer to 78	3K0/Kx2)
-------------	------------------------------	-------------------	------------------------	----------

SOH	LEN	СОМ	С	ommand	Informatio	on	SUM	ETX
01H	05H	90H (Oscillating Frequency Set)	D01	D02	D03	D04	Checksum	03H

Remark D01 to D04: Oscillation frequency = $(D01 \times 0.1 + D02 \times 0.01 + D03 \times 0.001) \times 10^{D04}$ (Unit: kHz) Settings can be made from 10 kHz to 100 MHz, but set the value according to the specifications of each device when actually transmitting the command. D01 to D03 hold unpacked BCDs, and D04 holds a signed integer.

Setting example: To set 6 MHz

$$\begin{array}{l} {\sf D01} = 06{\sf H} \\ {\sf D02} = 00{\sf H} \\ {\sf D03} = 00{\sf H} \\ {\sf D04} = 04{\sf H} \\ {\sf Oscillation\ frequency} = 6 \times 0.1 \times 10^4 = 6,000\ {\sf kHz} = 6\ {\sf MHz} \\ \end{array} \\ {\sf Setting\ example:} \quad {\sf To\ set\ 10\ {\sf MHz}} \\ {\sf D01} = 01{\sf H} \\ {\sf D02} = 00{\sf H} \\ {\sf D03} = 00{\sf H} \\ {\sf D04} = 05{\sf H} \\ {\sf Oscillation\ frequency} = 1 \times 0.1 \times 10^5 = 10,000\ {\sf kHz} = 10\ {\sf MHz} \\ \end{array}$$

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Oscillation frequency setting result

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.5 Oscillating Frequency Set Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.6 Oscillating Frequency Set Command.

3.5 Chip Erase Command

3.5.1 Description

<R>

This command is used to erase the entire contents of the flash memory. In addition, all of the information that is set by security setting processing can be initialized by chip erase processing, as long as Chip Erase command execution is impossible due to the security setting (see **3.13 Security Set Command**).

3.5.2 Command frame and status frame

Figure 3-7 shows the format of a command frame for the Chip Erase command, and Figure 3-8 shows the status frame for the command.

Figure 3-7. Chip Erase Command Frame (from Programmer to 78K0/Kx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	20H (Chip Erase)	Checksum	03H

Figure 3-8. Status Frame for Chip Erase Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Chip erase result

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.6 Chip Erase Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.7 Chip Erase Command.

3.6 Block Erase Command

3.6.1 Description

Specify from the start address of erase start block to the end address of erase end block. It can specify multiple contiguous blocks.

However, if Block Erase command is not impossible by the security setting, the contents is not erased (see **3.13** Security Set Command).

3.6.2 Command frame and status frame

Figure 3-9 shows the format of a command frame for the Block Erase command, and Figure 3-10 shows the status frame for the command.

Figure 3-9. Block Erase Command Frame (from Programmer to 78K0/Kx2)

SOH	LEN	СОМ	Comma	and Info	matio	'n	SUM	ETX
01H	07H	22H (Block Erase)	SAHSAM	SALEAH	IEAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Block erase start address (start address of any block)

SAH	: Start address, high (bits 23 to 16) (fixed to 00H)
SAM	1: Start address, middle (bits 15 to 8) (fixed to 00H)
SAL	: Start address, low (bits 7 to 0) (fixed to 00H)
EAH, EAM, EAL: Bloc	k erase end address (last address of the internal flash memory)
EAH	: End address, high (bits 23 to 16)
EAM	I: End address, middle (bits 15 to 8)
EAL	: End address, low (bits 7 to 0)

STX LEN		Data	SUM	ETX	
02H	01H	ST1	Checksum	03H	

Remark ST1: Block erase result

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.7 Block Erase Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.8 Block Erase Command.

3.7 Programming Command

3.7.1 Description

This command is used to transmit data by the number of written bytes after the write start address and the write end address are transmitted. This command then writes the user program to the flash memory and verifies it internally.

The write start/end address can be set only in the block start/end address units.

If both of the status frames (ST1 and ST2) after the last data transmission indicate ACK, the 78K0/Kx2 firmware automatically executes internal verify. Therefore, the status code validation for this internal verification is necessary.

3.7.2 Command frame and status frame

Figure 3-11 shows the format of a command frame for the Programming command, and Figure 3-12 shows the status frame for the command.

Figure 3-11. Programming Command Frame (from Programmer to 78K0/Kx2)

SOH	LEN	СОМ		Command Information				SUM	ETX	
01H	07H	40H (Programming)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Write start addresses EAH, EAM, EAL: Write end addresses

Figure 3-12. Status Frame for Programming Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX	
02H	01H	ST1 (a)	Checksum	03H	

Remark ST1 (a): Command reception result

3.7.3 Data frame and status frame

Figure 3-13 shows the format of a frame that includes data to be written, and Figure 3-14 shows the status frame for the data.

Figure 3-13. Data Frame to Be Written (from Programmer to 78K0/Kx2)

STX	LEN	Data	SUM	ETX/ETB	
02H	00H to FFH (00H = 256)	Write Data	Checksum	03H/17H	

Remark Write Data: User program to be written

Figure 3-14. Status Frame for Data Frame (from 78K0/Kx2 to Programmer)

STX	LEN	Data		SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result ST2 (b): Write result
3.7.4 Completion of transferring all data and status frame

Figure 3-15 shows the status frame after transfer of all data is completed.

Figure 3-15. Status Frame After Completion of Transferring All Data (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify res

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.8 Programming Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.9 Programming Command.

3.8 Verify Command

3.8.1 Description

This command is used to compare the data transmitted from the programmer with the data read from the 78K0/Kx2 (read level) in the specified address range, and check whether they match.

The verify start/end address can be set only in the block start/end address units.

3.8.2 Command frame and status frame

Figure 3-16 shows the format of a command frame for the Verify command, and Figure 3-17 shows the status frame for the command.

Figure 3-16. Verify Command Frame (from Programmer to 78K0/Kx2	Figure 3-16. Ve	erify Command	Frame (from	Programmer to	78K0/Kx2)
--	-----------------	---------------	-------------	---------------	-----------

SOH	LEN	СОМ		С	ommand	Informatio	on		SUM	ETX
01H	07H	13H (Verify)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Verify start addresses

EAH, EAM, EAL: Verify end addresses

Figure 3-17. Status Frame for Verify Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark	ST1 (a):	Command reception result
--------	----------	--------------------------

3.8.3 Data frame and status frame

Figure 3-18 shows the format of a frame that includes data to be verified, and Figure 3-19 shows the status frame for the data.

Figure 3-18. Data Frame of Data to Be Verified (from Programmer to 78K0/Kx2)

STX	LEN	Data	SUM	ETX/ETB
02H	00H to FFH (00H = 256)	Verify data	Checksum	03H/17H

Remark Verify Data: User program to be verified

Figure 3-19. Status Frame for Data Frame (from 78K0/Kx2 to Programmer)

STX	LEN	Da	ata	SUM	ETX
02H	02H	ST1 (b)	ST2 (b)	Checksum	03H

Remark ST1 (b): Data reception check result ST2 (b): Verify result^{Note}

Note Even if a verify error occurs in the specified address range, ACK is always returned as the verify result. The status of all verify errors are reflected in the verify result for the last data. Therefore, the occurrence of verify errors can be checked only when all the verify processing for the specified address range is completed.

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.9 Verify Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.10 Verify Command.

3.9 Block Blank Check Command

3.9.1 Description

This command is used to check if a block in the flash memory, with a specified block number, is blank (erased state).

Specify from the start address of blank check start block to the last address of blank check end block. It can specify multiple contiguous blocks.

3.9.2 Command frame and status frame

Figure 3-20 shows the format of a command frame for the Block Blank Check command, and Figure 3-21 shows the status frame for the command.

Figure 3-20. Block Blank Check Command Frame (from Programmer to 78K0/Kx2)

SOH	LEN	СОМ	C	Comma	and Inf	orma	ation		SUM	ETX
01H	07H	32H (Block Blank Check)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Block blank check start address (start address of any block)

	SAH:	Start address, high (bits 23 to 16)
	SAM:	Start address, middle (bits 15 to 8)
	SAL:	Start address, low (bits 7 to 0)
EAH, EAM, EAL:	Block	blank check end address (last address of any block)
	EAH:	End address, high (bits 23 to 16)
	EAM:	End address, middle (bits 15 to 8)
	EAL:	End address, low (bits 7 to 0)

Figure 3-21.	Status Frame	for Block Blank	Check Comman	d (from	78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Block blank check result

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.10 Block Blank Check Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.11 Block Blank Check Command.

3.10 Silicon Signature Command

3.10.1 Description

This command is used to read the write protocol information (silicon signature) of the device.

If the programmer supports a programming protocol that is not supported in the 78K0/Kx2, for example, execute this command to select an appropriate protocol in accordance with the values of the second and third bytes.

3.10.2 Command frame and status frame

Figure 3-22 shows the format of a command frame for the Silicon Signature command, and Figure 3-23 shows the status frame for the command.

Figure 3-22. Silicon Signature Command Frame (from Programmer to 78K0/Kx2)

SOH	LEN	СОМ	SUM	ETX
01H	01H	C0H (Silicon Signature)	Checksum	03H

Figure 3-23. Status Frame for Silicon Signature Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

3.10.3 Silicon signature data frame

Figure 3-24 shows the format of a frame that includes silicon signature data.

Figure 3-24. Silicon Signature Data Frame (from 78K0/Kx2 to Programmer)

STX	LEN				Da	ata				SUM	ETX
02H	n	VEN	MET	MSC	DEC	END	DEV	SCF	BOT	Checksum	03H

Remarks 1. n (LEN): Data length

- VEN: Vendor code (NEC: 10H)
- MET: Macro extension code
- MSC: Macro function code
- DEC: Device extension code
- END: Internal flash memory last address
- DEV: Device name (μ PDxx)
- SCF: Security flag information
- BOT: Boot block number (fixed to 03H)
- **2.** For above fields except boot block number (BOT), the lower 7 bits are used as data entity, and the highest bit is used as an odd parity. The following shows an example.

Field	Contents	Length (Byte)	Example of Silicon Signature Data ^{Note 1} A		Actual Value	Parity
VEN	Vendor code (NEC)	1	10H	(00010000B)	10H	Added
MET	Extension code (fixed in 78K0/Kx2)	1	7FH	(01111111B)	7FH	Added
MSC	Function information (fixed in 78K0/Kx2)	1	04H	(00000100B)	04H	Added
DEC	Device extension code (fixed in 78K0/Kx2)	1	7CH	(01111100B)	07H	Added
END	Internal flash memory last address	3	7FH	(0111111B)	005FFFH	Added ^{Note 2}
	(extracted from the lower bytes)		BFH	(11011111B)		
			01H	(0000001B)		
DEV	Device name	10	C4H	(11000100B = 'D')	'D'	Added
			37H	(00110111B = '7')	'7'	
			38H	(00111000B = '8')	'8'	
			46H	(01000110B = 'F')	'F'	
			B0H	(10110000B = '0')	'0'	
			B5H	(10110101B = '5')	'5'	
			32H	(00110010B = '2')	'2'	
			32H	(00110010B = '2')	'2'	
			20H	(00100000B = ' ')	٤ ٦	
			20H	(00100000B = ' ')	٤ ٦	
SCF	Security flag information	1		Any	Any	Added ^{Note 3}
BOT	The last block number of the boot block cluster (fixed)	1	03H	(00000011B)	03H	Not added

Table 3-1.	. Example of Silic	on Signature Data	(In Case of	μPD78F0522 (78K0/KD2))

<R>

<R>

Notes 1. 0 and 1 are odd parities (the values to adjust the number of "1" to be the odd number in a byte)

2. The parity calculation for the END field is performed as follows (when the last address is 005FFFH)

<1> The END field is divided in 7-bit units from the lower digit (the higher 3 bits are discarded).

0 0 5 F F F 00000000 01011111 1111111 \downarrow 000 0000001 0111111 111111

<2> The odd parity bit is appended to the highest bit.

p0000001 p0111111 p1111111 (p = odd parity bit) = 0000001 10111111 01111111 = 01 BF 7F

<3> The order of the higher, middle, and lower bytes is reversed, as follows. 7F BF 01 The following shows the procedure to translate the values in the END field that has been sent from the microcontroller to the actual address.

<1> The order of the higher, middle, and lower bytes is reversed, as follows.

```
7F BF 01
↓
01 BF 7F
```

<2> Checks that the number of "1" is odd in each byte (this can be performed at another timing).

<3> The parity bit is removed and a 3-bit 0 is added to the highest bit.

```
01 BF 7F

↓

000000001 10111111 01111111

↓

0000001 0111111 1111111

↓

000 0000001 0111111 1111111
```

<4> The values are translated into groups in 8-bit units.

```
\begin{array}{c} 00000000101111111111111\\ \downarrow\\ 000000000 \ 01011111 \ 11111111\\ \downarrow\\ = \ 0 \ 0 \ 5 \ F \ F \ F \end{array}
```

If "7F BF 01" is given to the END field, the actual last address is consequently 005FFFH.

Note 3. When security flag information is set using the Security Set command, the highest bit is fixed to "1". If the security flag information is read using the Silicon Signature command, however, the highest bit is the odd parity.

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.11 Silicon Signature Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.12 Silicon Signature Command.

<R> 3.10.4 78K0/Kx2 silicon signature list

Item	Description	Length (Bytes)	Data (Hex)
Vendor code	NEC	1	10
Extension code	Extension code	1	7F
Function code	Function information	1	04
Device information	Device information	1	7C
Internal flash memory last address	(7-bit data + odd parity bit) × 3	3	Note 1
Device name (µPDxx)	78F0500, 78F0500A, 78F0501, 78F0501A, 78F0502, 78F0502A, 78F0503, 78F0503A, 78F0503D, 78F0503DA, 78F0511, 78F0511A, 78F0512, 78F0512A, 78F0513, 78F0513A, 78F0513D, 78F0513DA, 78F0514, 78F0514A, 78F0515, 78F0515A, 78F0515D, 78F0515DA, 78F0521, 78F0521A, 78F0522, 78F0522A, 78F0523, 78F0523A, 78F0524, 78F0524A, 78F0525, 78F0525A, 78F0526, 78F0526A, 78F0527, 78F0527A, 78F0527D, 78F0527DA, 78F0531, 78F0531A, 78F0532, 78F0532A, 78F0533, 78F0533A, 78F0534, 78F0534A, 78F0535, 78F0535A, 78F0536, 78F0536A, 78F0537, 78F0537A, 78F0537D, 78F0537DA, 78F0544, 78F0544A, 78F0545, 78F0545A, 78F0546, 78F0546A, 78F0547, 78F0547A, 78F0547D, 78F0547DA	10	Note 2
Security information	Security information	1	Any
Boot block number	The last block number of the boot cluster that is currently selected	1	03

Table 3-2. 78K0/Kx2 Silicon Signature Data List

Notes 1. List of internal flash memory last addresses

Item	Description	Length (Bytes)	Data (Hex)
Internal flash memory	8 KB (1FFFH)	3	7FBF80
last address	16 KB (3FFFH)		7F7F80
	24 KB (5FFFH)		7FBF01
	32 KB (7FFFH)		7F7F01
	48 KB (BFFFH)		7F7F02
	60 KB (EFFFH)		7FDF83
	96 KB (17FFFH)		7F7F85
	128 KB (1FFFFH)		7F7F07

(Notes 2 is listed on the next page.)

Notes 2. The device names are listed below.

Device name I	list ((1/4)	
Dovido namo i			

Nickname	Device	Length				_	Actual	Value				
	name	(bytes)			ĺ	Upper	r row: S	ignature	e code			
					l	Lower	row: C	haracte	r code _	J		
78K0/KB2	D78F0500	10	C4	37	38	46	B0	B5	B0	B0	20	20
			D	7	8	F	0	5	0	0	-	-
	D78F0500A		C4	37	38	46	B0	B5	B0	B0	C1	20
			D	7	8	F	0	5	0	0	А	-
	D78F0501		C4	37	38	46	B0	B5	B0	31	20	20
			D	7	8	F	0	5	0	1	-	-
	D78F0501A		C4	37	38	46	B0	B5	B0	31	C1	20
			D	7	8	F	0	5	0	1	А	-
	D78F0502		C4	37	38	46	B0	B5	B0	32	20	20
			D	7	8	F	0	5	0	2	-	-
	D78F0502A		C4	37	38	46	B0	B5	B0	32	C1	20
			D	7	8	F	0	5	0	2	А	-
	D78F0503		C4	37	38	46	B0	B5	B0	B3	20	20
	D78F0503D		D	7	8	F	0	5	0	3	-	-
	D78F0503A		C4	37	38	46	B0	B5	B0	B3	C1	20
	D78F0503DA		D	7	8	F	0	5	0	3	А	-
78K0/KC2	D78F0511		C4	37	38	46	B0	B5	31	31	20	20
			D	7	8	F	0	5	1	1	-	-
	D78F0511A		C4	37	38	46	B0	B5	31	31	C1	20
			D	7	8	F	0	5	1	1	А	-
	D78F0512		C4	37	38	46	B0	B5	31	32	20	20
			D	7	8	F	0	5	1	2	-	-
	D78F0512A		C4	37	38	46	B0	B5	31	32	C1	20
			D	7	8	F	0	5	1	2	А	-
	D78F0513		C4	37	38	46	B0	B5	31	B3	20	20
	D78F0513D		D	7	8	F	0	5	1	3	-	-
	D78F0513A		C4	37	38	46	B0	B5	31	B3	C1	20
	D78F0513DA		D	7	8	F	0	5	1	3	А	-
	D78F0514		C4	37	38	46	B0	B5	31	34	20	20
			D	7	8	F	0	5	1	4	-	-
	D78F0514A		C4	37	38	46	B0	B5	31	34	C1	20
			D	7	8	F	0	5	1	4	А	-
	D78F0515		C4	37	38	46	B0	B5	31	B5	20	20
	D78F0515D		D	7	8	F	0	5	1	5	-	-
	D78F0515A		C4	37	38	46	B0	B5	31	B5	C1	20
	D78F0515DA		D	7	8	F	0	5	1	5	А	-

Nickname	Device	Length					Actual	Value				
	name	(bytes)			ĺ	Upper	row: S	ignature	e code			
					l	Lower	row: C	haracte	r code _)		
78K0/KD2	D78F0521	10	C4	37	38	46	B0	B5	32	31	20	20
			D	7	8	F	0	5	2	1	-	-
	D78F0521A		C4	37	38	46	B0	B5	32	31	C1	20
			D	7	8	F	0	5	2	1	А	-
	D78F0522		C4	37	38	46	B0	B5	32	32	20	20
			D	7	8	F	0	5	2	2	-	-
	D78F0522A		C4	37	38	46	B0	B5	32	32	C1	20
			D	7	8	F	0	5	2	2	А	-
	D78F0523		C4	37	38	46	B0	B5	32	B3	20	20
			D	7	8	F	0	5	2	3	-	-
	D78F0523A		C4	37	38	46	B0	B5	32	B3	C1	20
			D	7	8	F	0	5	2	3	А	-
	D78F0524		C4	37	38	46	B0	B5	32	34	20	20
			D	7	8	F	0	5	2	4	-	-
	D78F0524A		C4	37	38	46	B0	B5	32	34	C1	20
			D	7	8	F	0	5	2	4	А	-
	D78F0525		C4	37	38	46	B0	B5	32	B5	20	20
			D	7	8	F	0	5	2	5	-	-
	D78F0525A		C4	37	38	46	B0	B5	32	B5	C1	20
			D	7	8	F	0	5	2	5	А	-
	D78F0526		C4	37	38	46	B0	B5	32	B6	20	20
			D	7	8	F	0	5	2	6	-	-
	D78F0526A		C4	37	38	46	B0	B5	32	B6	C1	20
			D	7	8	F	0	5	2	6	А	-
	D78F0527		C4	37	38	46	B0	B5	32	37	20	20
	D78F0527D		D	7	8	F	0	5	2	7	-	-
	D78F0527A		C4	37	38	46	B0	B5	32	37	C1	20
	D78F0527DA		D	7	8	F	0	5	2	7	А	-

Device name list (2/4)

Device name list (3/4)

Nickname	Device	Length					Actual	Value					
	name	(bytes)			ĺ	Upper	r row: S	ignature	e code				
					l	Lower	row: C	haracte	r code	J			
78K0/KE2	D78F0531	10	C4	37	38	46	B0	B5	B3	31	20	20	
		-	D	7	8	F	0	5	3	1	-	-	
	D78F0531A		C4	37	38	46	B0	B5	B3	31	C1	20	
		-	D	7	8	F	0	5	3	1	Α	-	
	D78F0532		C4	37	38	46	B0	B5	B3	32	20	20	
		-	D	7	8	F	0	5	3	2	-	-	
	D78F0532A		C4	37	38	46	B0	B5	B3	32	C1	20	
		-	D	7	8	F	0	5	3	2	Α	-	
	D78F0533		C4	37	38	46	B0	B5	B3	B3	20	20	
		-	D	7	8	F	0	5	3	3	-	-	
	D78F0533A		C4	37	38	46	B0	B5	B3	B3	C1	20	
		-	D	7	8	F	0	5	3	3	А	-	
	D78F0534		C4	37	38	46	B0	B5	B3	34	20	20	
		_		D	7	8	F	0	5	3	4	-	-
	D78F0534A		C4	37	38	46	B0	B5	B3	34	C1	20	
		-	D	7	8	F	0	5	3	4	Α	-	
	D78F0535		C4	37	38	46	B0	B5	B3	B5	20	20	
		-	D	7	8	F	0	5	3	5	-	-	
	D78F0535A		C4	37	38	46	B0	B5	B3	B5	C1	20	
		-	D	7	8	F	0	5	3	5	Α	-	
	D78F0536		C4	37	38	46	B0	B5	B3	B6	20	20	
		-	D	7	8	F	0	5	3	6	-	-	
	D78F0536A		C4	37	38	46	B0	B5	B3	B6	C1	20	
			D	7	8	F	0	5	3	6	Α	-	
	D78F0537		C4	37	38	46	B0	B5	B3	37	20	20	
	D78F0537D		D	7	8	F	0	5	3	7	-	-	
	D78F0537A		C4	37	38	46	B0	B5	B3	37	C1	20	
	D78F0537DA		D	7	8	F	0	5	3	7	Α	-	

Nickname	Device	Length					Actual	Value				
	name	(bytes)			ĺ	Upper	row: S	ignature	ecode			
				Lower row: Character code								
78K0/KF2	D78F0544	10	C4	37	38	46	B0	B5	34	34	20	20
			D	7	8	F	0	5	4	4	-	-
	D78F0544A		C4	37	38	46	B0	B5	34	34	C1	20
			D	7	8	F	0	5	4	4	А	-
	D78F0545		C4	37	38	46	B0	B5	34	B5	20	20
			D	7	8	F	0	5	4	5	-	-
	D78F0545A		C4	37	38	46	B0	B5	34	B5	C1	20
			D	7	8	F	0	5	4	5	Α	-
	D78F0546		C4	37	38	46	B0	B5	34	B6	20	20
			D	7	8	F	0	5	4	6	-	-
	D78F0546A		C4	37	38	46	B0	B5	34	B6	C1	20
			D	7	8	F	0	5	4	6	А	-
	D78F0547		C4	37	38	46	B0	B5	34	37	20	20
	D78F0547D		D	7	8	F	0	5	4	7	-	-
	D78F0547A		C4	37	38	46	B0	B5	34	37	C1	20
	D78F0547DA		D	7	8	F	0	5	4	7	Α	-

Device name list (4/4)

3.11 Version Get Command

3.11.1 Description

This command is used to acquire information on the 78K0/Kx2 device version and firmware version.

The device version value is fixed to 00H.

Use this command when the programming parameters must be changed in accordance with the 78K0/Kx2 firmware version.

Caution The firmware version may be updated during firmware update that does not affect the change of flash programming parameters (at this time, update of the firmware version is not reported).

Example Firmware version and reprogramming parameters



3.11.2 Command frame and status frame

Figure 3-25 shows the format of a command frame for the Version Get command, and Figure 3-26 shows the status frame for the command.

SOH	LEN	СОМ	SUM	ETX
01H	01H	C5H (Version Get)	Checksum	03H

Figure 3-26. Status Frame for Version Get Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H

Remark ST1: Command reception result

3.11.3 Version data frame

Figure 3-27 shows the data frame of version data.

STX	LEN		Data						ETX
02H	06H	DV1	DV2	DV3	FV1	FV2	FV3	Checksum	03H

Figure 3-27. Version Data Frame (from 78K0/Kx2 to Programmer)

Remark DV1: Integer of device version (fixed to 00H)

DV2: First decimal place of device version (fixed to 00H)DV3: Second decimal place of device version (fixed to 00H)FV1: Integer of firmware versionFV2: First decimal place of firmware versionFV3: Second decimal place of firmware version

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.12 Version Get Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.13 Version Get Command.

3.12 Checksum Command

3.12.1 Description

This command is used to acquire the checksum data in the specified area.

For the checksum calculation start/end address, specify a fixed address in block units (1 KB) starting from the top of the flash memory.

Checksum data is obtained by sequentially subtracting data in the specified address range from the initial value (0000H) in 1-byte units.

3.12.2 Command frame and status frame

Figure 3-28 shows the format of a command frame for the Checksum command, and Figure 3-29 shows the status frame for the command.

Figure 3-28.	Checksum Command Fr	rame (from Programmer	to 78K0/Kx2)
--------------	----------------------------	-----------------------	--------------

SOH	LEN	СОМ		Command Information					SUM	ETX
01H	07H	B0H (Checksum)	SAH	SAM	SAL	EAH	EAM	EAL	Checksum	03H

Remark SAH, SAM, SAL: Checksum calculation start addresses

EAH, EAM, EAL: Checksum calculation end addresses

Figure 3-29. Status Frame for Checksum Command (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1	Checksum	03H



3.12.3 Checksum data frame

Figure 3-30 shows the format of a frame that includes checksum data.

Figure 3-30. Checksum Data Frame (from 78K0/Kx2 to Programmer)

STX	LEN	Data		SUM	ETX
02H	02H	CK1	CK2	Checksum	03H

Remark CK1: Higher 8 bits of checksum data CK2: Lower 8 bits of checksum data

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.13 Checksum Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.14 Checksum Command.

3.13 Security Set Command

3.13.1 Description

This command is used to perform security settings (enable or disable of write, block erase, chip erase, and boot block cluster rewriting). By performing these settings with this command, rewriting of the flash memory by an unauthorized person can be restricted.

Caution Even after the security setting, additional setting of changing from enable to disable can be performed; however, changing from disable to enable is not possible. If an attempt is made to perform such a setting, a protect error (10H) will occur. If such setting is required, all of the security flags must first be initialized by executing the Chip Erase command (the Block Erase command cannot be used to initialize the security flags).

If chip erase or boot block cluster rewrite has been disabled, however, chip erase itself will be impossible, so the settings cannot be erased from the programmer. Re-confirmation of security setting execution is therefore recommended before disabling chip erase, due to this programmer specification.

3.13.2 Command frame and status frame

Figure 3-31 shows the format of a command frame for the Security Set command, and Figure 3-32 shows the status frame for the command.

The Security Set command frame includes the block number field and page number field but these fields do not have any particular usage, so set these fields to 00H.

Figure 3-31.	Security Set	Command Frame	(from Programm	er to 78K0/Kx2)

SOH	LEN	СОМ	Command Information		SUM	ETX
01H	03H	A0H (Security Set)	00H (fixed)	00H (fixed)	Checksum	03H

Figure 3-32.	Status F	rame for S	ecurity Set Comr	nand (from 7	8K0/Kx2 to P	rogrammer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (a)	Checksum	03H

Remark ST1 (a): Command reception result

3.13.3 Data frame and status frame

Figure 3-33 shows the format of a security data frame, and Figure 3-34 shows the status frame for the data.

Figure 3-33. Security Data Frame (from Programmer to 78K0/Kx2)

STX	LEN	Data		SUM	ETX
02H	02H	FLG	BOT	Checksum	03H

Remark FLG: Security flag

BOT: Boot block cluster last block number (fixed to 03H)

Figure 3-34. Status Frame for Security Data Writing (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (b)	Checksum	03H

Remark ST1 (b): Security data write result

3.13.4 Internal verify check and status frame

Figure 3-35 shows the status frame for internal verify check.

Figure 3-35. Status Frame for Internal Verify Check (from 78K0/Kx2 to Programmer)

STX	LEN	Data	SUM	ETX
02H	01H	ST1 (c)	Checksum	03H

Remark ST1 (c): Internal verify result

The following table shows the contents in the security flag field.

Table 3-3.	Contents	of Securit	y Flag Field
------------	----------	------------	--------------

Item	Contents
Bit 7	Fixed to "1"
Bit 6	
Bit 5	
Bit 4	Boot block cluster rewrite disable flag (1: Enables boot block rewrite, 0: Disable boot block rewrite)
Bit 3	Fixed to "1"
Bit 2	Programming disable flag (1: Enables programming, 0: Disable programming)
Bit 1	Block erase disable flag (1: Enables block erase, 0: Disable block erase)
Bit 0	Chip erase disable flag (1: Enables chip erase, 0: Disable chip erase)

The following table shows the relationship between the security flag field settings and the enable/disable status of each operation.

Operating Mode	Flash M	lemory Programmir	ig Mode	Self-Programming Mode
Command Security Setting Item	Command Operation After Security Setting √: Execution possible, ×: Execution impossible △: Writing and block erase in boot area are impossible Writing and block erase in area other than boot area are possible			 All commands can be executed regardless of the security setting values Only retention of security setting values is possible
	Programming	Chip Erase	Block Erase	
Disable programming	×	\checkmark	×	
Disable chip erase	\checkmark	×	×	
Disable block erase	\checkmark	\checkmark	×	
Boot block rewrite disable flag	Δ	×	Δ	Same condition as that in flash memory programming mode (on-board/off-board programming)

Table 3-4. Security Flag Field and Enable/Disable Status of Each Operation

Read the following chapters for details on flowcharts of processing sequences between the programmer and the 78K0/Kx2, flowcharts of command processing, and sample programs for each communication mode.

- For the UART communication mode, read 4.14 Security Set Command.
- For the 3-wire serial I/O communication mode (CSI), read 5.15 Security Set Command.

CHAPTER 4 UART COMMUNICATION MODE

Each of the symbol (txx and twTxx) shown in the flowchart in this chapter is the symbol of characteristic item in CHAPTER 6 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.

For each specified value, refer to CHAPTER 6 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.

<R> 4.1 Command Frame Transmission Processing Flowchart



<R> 4.2 Data Frame Transmission Processing Flowchart



<R> 4.3 Data Frame Reception Processing Flowchart



Application Note U17739EJ3V0AN

4.4 Reset Command

4.4.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

4.4.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command processing starts (wait time tcom).
- <2> The low level is output (data 00H is transmitted at 9,600 bps).
- <3> Wait state (wait time t_{12}).
- <4> The low level is output (data 00H is transmitted at 9,600 bps).
- <5> Wait state (wait time t2c).
- <6> The Reset command is transmitted by command frame transmission processing.
- <7> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twro).
- <8> The status code is checked.

When ST1 = ACK: Normal completion [A]

When ST1 \neq ACK: The retry count (t_{RS}) is checked.

The sequence is re-executed from <5> if the retry count is not over.

If the retry count is over, the processing ends abnormally [B].

4.4.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the 78K0/Kx2 has been established.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame was not received within the specified time.

4.4.4 Flowchart



4.4.5 Sample program

The following shows a sample program for Reset command processing.

```
/*
                                              */
/* Reset command
                                              */
/*
                                              */
*/
/* [r] u16
            ... error code
u16
      fl_ua_reset(void)
{
   ul6 rc;
   u32 retry;
   set_uart0_br(BR_9600); // change to 9600bps
   fl_wait(tCOM);
                      // wait
   putc_ua(0x00);
                     // send 0x00 @ 9600bps
   fl_wait(t12);// wait
   putc_ua(0x00);
                     // send 0x00 @ 9600bps
   for (retry = 0; retry < tRS; retry++){</pre>
        fl_wait(t2C);// wait
        rc = get_sfrm_ua(fl_ua_sfrm, tWT0_TO);
        if (rc == FLC_DFTO_ERR)
                               // t.o. ?
            break;
                               // yes // case [C]
        if (rc == FLC_ACK) {
                               // ACK ?
            break;
                               // yes // case [A]
        }
        else{
            NOP();
        }
        //continue;
                                     // case [B] (if exit from loop)
   }
// switch(rc) {
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
11
       case FLC_DFTO_ERR: return rc; break; // case [C]
11
       default:
                     return rc; break; // case [B]
11
   }
   return rc;
}
```

4.5 Oscillating Frequency Set Command

4.5.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



4.5.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> After the status frame is received, the UART communication rate is switched to 115,200 bps. After that, the communication rate is fixed to 115,200 bps
- <4> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twrg).
- <5> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [B]

4.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the 78K0/Kx2.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	Time-out error [C]		The status frame was not received within the specified time.

4.5.4 Flowchart



4.5.5 Sample program

The following shows a sample program for Oscillating Frequency Set command processing.

```
/*
                                                */
/* Set Flash device clock value command
                                                */
/*
                                                */
/* [i] u8 clk[4] ... frequency data(D1-D4)
                                                */
/* [r] u16
                                                */
           ... error code
fl_ua_setclk(u8 clk[])
u16
{
   ul6 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
   fl_wait(tCOM);
                       // wait before sending command
   put_cmd_ua(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm);
   set_flbaud(BR_115200);
                           // change baud-rate
   set_uart0_br(BR_115200);
                           // change baud-rate (h.w.)
   rc = get_sfrm_ua(fl_ua_sfrm, tWT9_TO); // get status frame
// switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
                      return rc; break; // case [B]
11
        default:
11
   }
   return rc;
```

}

4.6 Chip Erase Command

4.6.1 Processing sequence chart

Chip Erase command processing sequence



4.6.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr1).
- <4> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [B]

4.6.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Protect error	10H	Chip erase is prohibited by the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [C]		-	The status frame was not received within the specified time.

4.6.4 Flowchart



4.6.5 Sample program

The following shows a sample program for Chip Erase command processing.

```
/*
                                           */
/* Erase all(chip) command
                                           */
                                           */
/*
/* [r] u16
                                           */
                ... error code
u16
      fl_ua_erase_all(void)
{
  ul6 rc;
   fl_wait(tCOM);
              // wait before sending command
   put_cmd_ua(FL_COM_ERASE_CHIP, 1, fl_cmd_prm); // send ERASE CHIP command
   rc = get_sfrm_ua(fl_ua_sfrm, tWT1_MAX); // get status frame
11
  switch(rc) {
11
11
       case FLC_NO_ERR: return rc; break; // case [A]
       case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
       default:
                    return rc; break; // case [B]
11
   }
   return rc;
```

}

4.7 Block Erase Command

4.7.1 Processing sequence chart





4.7.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr2).
- <4> The status code is checked.

When ST1 = ACK:	Normal completion [A]
When ST1 ≠ ACK:	Abnormal termination [B]

4.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal	Parameter error	05H	The number of blocks is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Protect error	10H	Write, block erase, or chip erase is prohibited by the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [C]		-	The status frame was not received within the specified time.

4.7.4 Flowchart



4.7.5 Sample program

The following shows a sample program for Block Erase command processing for one block.

```
/*
                                                  */
/* Erase block command
                                                  */
/*
                                                  */
/* [i] u16 sblk ... start block to erase (0...255)
                                                  */
/* [i] u16 eblk ... end block to erase (0...255)
                                                 */
/* [r] ul6 ... error code
                                                 */
fl_ua_erase_blk(u16 sblk, u16 eblk)
u16
{
   ul6 rc;
   u32
        wt2_max;
   u32 top, bottom;
   top = get_top_addr(sblk); // get start address of start block
   bottom = get_bottom_addr(eblk); // get end address of end block
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   wt2_max = make_wt2_max(sblk, eblk);
   fl_wait(tCOM);
                       // wait before sending command
   put_cmd_ua(FL_COM_ERASE_BLOCK, 7, fl_cmd_prm); // send ERASE CHIP command
   rc = get_sfrm_ua(fl_ua_sfrm, wt2_max); // get status frame
  switch(rc) {
11
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
                  return rc; break; // case [B]
11
        default:
// }
   return rc;
```

}
4.8 Programming Command

4.8.1 Processing sequence chart



Application Note U17739EJ3V0AN

4.8.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time t_{WT3}).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tFD3(UART)).
- <6> User data is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until data frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr4).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 \neq ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.

• When ST2 = ACK: Proceeds to <9> when transmission of all data frames is completed.

If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.

• When ST2 \neq ACK: Abnormal termination [D]

<9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time twrs× number of blocks).

<10> The status code is checked.

When ST1 = ACK: Normal completion [A] When $ST1 \neq ACK$: Abnormal termination [E]

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is out of the flash memory range, or is not a multiple of 8.
	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Protect error	10H	Write is prohibited by the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	2]	-	The status frame was not received within the specified time.
Abnormal termination [D]	Write error	1CH (ST2)	A write error has occurred.
Abnormal termination [E]	MRG11 error	1BH	An internal verify error has occurred.

4.8.3 Status at processing completion

4.8.4 Flowchart



4.8.5 Sample program

The following shows a sample program for Programming command processing.

```
/*
                                       */
/* Write command
                                       */
/*
                                       * /
/* [i] u32 top
           ... start address
                                       * /
/* [i] u32 bottom ... end address
                                       */
/* [r] u16
           ... error code
                                       */
#define
          fl_st2_ua (fl_ua_sfrm[OFS_STA_PLD+1])
u16 fl_ua_write(u32 top, u32 bottom)
{
  u16
     rc;
  u32
     send_head, send_size;
  bool is_end;
     block_num;
  u16
  /*
                                * /
       set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  block_num = get_block_num(top, bottom); // get block num
  /*
                                * /
       send command & check status
  fl_wait(tCOM);
                  // wait before sending command
  put_cmd_ua(FL_COM_WRITE, 7, fl_cmd_prm); // send "Programming" command
  rc = get_sfrm_ua(fl_ua_sfrm, tWT3_TO); // get status frame
  switch(rc) {
      case FLC_NO_ERR:
                           break; // continue
  11
      case FLC_DFTO_ERR: return rc; break; // case [C]
                  return rc; break; // case [B]
      default:
  }
  /*
       send user data
                                */
  send_head = top;
```

```
while(1){
          // make send data frame
          if ((bottom - send_head) > 256){ // rest size > 256 ?
                is_end = false;
                                             // yes, not is_end frame
                send_size = 256;
                                             // transmit size = 256 byte
          }
          else{
               is_end = true;
                send_size = bottom - send_head + 1; // transmit size = (bottom -
                                                // send_head)+1 byte
          }
          memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set data frame
                                                         // payload
          send head += send size;
          fl_wait(tFD3_UA);
                                      // wait before sending data frame
          put_dfrm_ua(send_size, fl_txdata_frm, is_end); // send user data
          rc = get_sfrm_ua(fl_ua_sfrm, tWT4_MAX); // get status frame
          switch(rc) {
                                             break; // continue
               case FLC_NO_ERR:
                case FLC_DFTO_ERR: return rc; break; // case [C]
                default:
                                return rc; break; // case [B]
          }
          if (fl_st2_ua != FLST_ACK) {
                                             // ST2 = ACK ?
               rc = decode_status(fl_st2_ua);
                                             // No
               return rc;
                                             // case [D]
          }
          if (is_end)
               break;
    }
    */
    /*
           Check internally verify
    rc = get_sfrm_ua(fl_ua_sfrm, (tWT5_MAX * block_num)); // get status frame again
11
   switch(rc) {
11
         case FLC_NO_ERR: return rc; break; // case [A]
          case FLC_DFTO_ERR: return rc; break; // case [C]
11
                          return rc; break; // case [E]
11
         default:
11
   }
    return rc;
```

}

4.9 Verify Command

4.9.1 Processing sequence chart



Verify command processing sequence

4.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twrf).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tFD3(UART)).
- <6> User data for verifying is transmitted by data frame transmission processing.
- <7> A time-out check is performed from user data transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr).
- <8> The status code (ST1/ST2) is checked (also refer to the processing sequence chart and flowchart).

When ST1 \neq ACK: Abnormal termination [B]

When ST1 = ACK: The following processing is performed according to the ST2 value.

• When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally [A].

If there still remain data frames to be transmitted, the processing re-executes the sequence from <5>.

• When ST2 ≠ ACK: Abnormal termination [D]

4.9.3	Status a	t processing	completion
-------	----------	--------------	------------

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is out of the flash memory range.
	Checksum error	07H	The checksum of the transmitted command frame or data frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame was not received within the specified time.
Abnormal termination [D]	Verify error	0FH (ST2)	The verify has failed, or another error has occurred.

4.9.4 Flowchart



4.9.5 Sample program

The following shows a sample program for Verify command processing.

```
/*
                                      */
/* Verify command
                                      */
/*
                                      */
/* [i] u32 top
          ... start address
                                      * /
/* [i] u32 bottom ... end address
                                      */
                                      */
/* [r] u16
          ... error code
u16
     fl_ua_verify(u32 top, u32 bottom)
{
  ul6 rc;
  u32 send_head, send_size;
  bool is_end;
  /*
                               * /
       set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  /*
      send command & check status
                              * /
  fl_wait(tCOM);
                 // wait before sending command
  put_cmd_ua(FL_COM_VERIFY, 7, fl_cmd_prm);
                             // send VERIFY command
  rc = get_sfrm_ua(fl_ua_sfrm, tWT6_TO); // get status frame
  switch(rc) {
     case FLC_NO_ERR:
                         break; // continue
  11
      case FLC_DFTO_ERR: return rc; break; // case [C]
                 return rc; break; // case [B]
      default:
  }
  /*
       send user data
                               * /
  send_head = top;
  while(1){
      // make send data frame
      if ((bottom - send_head) > 256){ // rest size > 256 ?
```

```
is_end = false;
                                             // yes, not is_end frame
             send_size = 256;
                                             // transmit size = 256 byte
      }
      else{
             is_end = true;
             send_size = bottom - send_head + 1; // transmit size = (bottom
                                                    // - send_head)+1 byte
      }
      memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set data frame
                                                           // payload
      send_head += send_size;
      fl_wait(tFD3_UA);
      put_dfrm_ua(send_size, fl_txdata_frm, is_end); // send user data
      rc = get_sfrm_ua(fl_ua_sfrm, tWT7_T0);
                                                  // get status frame
      switch(rc) {
             case FLC_NO_ERR:
                                             break; // continue
      11
             case FLC_DFTO_ERR: return rc; break; // case [C]
             default:
                               return rc;
                                             break; // case [B]
      }
      if (fl_st2_ua != FLST_ACK) {
                                             // ST2 = ACK ?
             rc = decode_status(fl_st2_ua); // No
             return rc;
                                              // case [D]
      }
      if (is_end)
                               // send all user data ?
             break;
                               // yes
      //continue;
return FLC_NO_ERR; // case [A]
```

}

}

4.10 Block Blank Check Command

4.10.1 Processing sequence chart

Block Blank Check command processing sequence



4.10.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time t_{COM}).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twile x number of blocks).
- <4> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [B]

4.10.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal	Parameter error	05H	The number of blocks is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	MRG11 error	1BH	The specified block in the flash memory is not blank.
Time-out error [C]		-	Time-out error of status frame reception has occurred.

4.10.4 Flowchart



4.10.5 Sample program

The following shows a sample program for Block Blank Check command processing.

```
/*
                                                */
/* Block blank check command
                                                */
/*
                                                */
*/
/* [i] u32 top
             ... start address
/* [i] u32 bottom ... end address
                                                */
                                                */
/* [r] u16
             ... error code
u16
       fl_ua_blk_blank_chk(u32 top, u32 bottom)
{
   u16
      rc;
   u16
      block_num;
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   block_num = get_block_num(top, bottom); // get block num
   fl_wait(tCOM);
                      // wait before sending command
   put_cmd_ua(FL_COM_BLOCK_BLANK_CHK, 7, fl_cmd_prm);
   rc = get_sfrm_ua(fl_ua_sfrm, tWT8_MAX * block_num); // get status frame
  switch(rc) {
11
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
        default:
                      return rc; break; // case [B]
11
   }
   return rc;
```

}

4.11 Silicon Signature Command

4.11.1 Processing sequence chart

Silicon Signature command processing sequence



4.11.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr11).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> A time-out check is performed until data frame (silicon signature data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tFD2).
- <6> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

4.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Read error	20H	Reading of security information failed.
Time-out error [C]		-	Time-out error of status frame reception or data frame reception has occurred.
Data frame error [D]		-	The checksum of the data frame received as silicon signature data is abnormal.

4.11.4 Flowchart



4.11.5 Sample program

The following shows a sample program for Silicon Signature command processing.

```
/*
                                                */
                                                */
/* Get silicon signature command
/*
                                                */
*/
/* [i] u8 *sig
             ... pointer to signature save area
/* [r] u16
                                                */
             ... error code
fl_ua_getsig(u8 *sig)
1116
{
   ul6 rc;
   fl_wait(tCOM); // wait before sending command
   put_cmd_ua(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm); // send GET SIGNATURE command
   rc = get_sfrm_ua(fl_ua_sfrm, tWT11_TO); // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                 break; // continue
   11
        case FLC_DFTO_ERR: return rc; break; // case [C]
        default:
                      return rc; break; // case [B]
   }
   rc = get_dfrm_ua(fl_rxdata_frm, tFD2_TO); // get status frame
   if (rc){
                                 // if error
                                 // case [D]
        return rc;
   }
   memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);
                                           // copy Signature data
   return rc;
                            // case [A]
}
```

4.12 Version Get Command

4.12.1 Processing sequence chart

Version Get command processing sequence



4.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time t_{COM}).
- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr12).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> A time-out check is performed until data frame (version data) reception. If a time-out occurs, a time-out error [C] is returned (time-out time tFD2).
- <6> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

4.12.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Time-out error of status frame reception or data frame reception has occurred.
Data frame error [D]		-	The checksum of the data frame received as version data is abnormal.

4.12.4 Flowchart



4.12.5 Sample program

The following shows a sample program for Version Get command processing.

```
/*
                                               */
/* Get device/firmware version command
                                               */
/*
                                               */
/* [i] u8 *buf
             ... pointer to version date save area
                                               */
/* [r] u16
             ... error code
                                               */
fl_ua_getver(u8 *buf)
1116
{
   ul6 rc;
   fl_wait(tCOM); // wait before sending command
   put_cmd_ua(FL_COM_GET_VERSION, 1, fl_cmd_prm); // send GET VERSION command
   rc = get_sfrm_ua(fl_ua_sfrm, tWT12_T0); // get status frame
   switch(rc) {
                               break; // continue
       case FLC_NO_ERR:
   11
       case FLC_DFTO_ERR: return rc; break; // case [C]
        default:
                     return rc; break; // case [B]
   }
   rc = get_dfrm_ua(fl_rxdata_frm, tFD2_TO); // get data frame
   if (rc){
                          // case [D]
        return rc;
   }
   memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
   return rc;
                           // case [A]
}
```

4.13 Checksum Command

4.13.1 Processing sequence chart

Checksum command processing sequence



4.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr16).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

<5> A time-out check is performed until data frame (checksum data) reception.

If a time-out occurs, a time-out error [C] is returned (time-out time ${\tt t_{FD1}}).$

<6> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

4.13.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is out of the flash memory range, or the specified address is not a fixed address in 2 KB units.
	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Time-out error of status frame reception or data frame reception has occurred.
Data frame error [D]		-	The checksum of the data frame received as version data is abnormal.

4.13.4 Flowchart



4.13.5 Sample program

The following shows a sample program for Checksum command processing.

```
/*
                                        */
/* Get checksum command
                                        */
                                        * /
/*
/* [i] ul6 *sum ... pointer to checksum save area
                                        */
/* [i] u32 top ... start address
                                        */
                                        * /
/* [i] u32 bottom ... end address
/* [r] ul6 ... error code
                                        */
u16
     fl_ua_getsum(u16 *sum, u32 top, u32 bottom)
{
  ul6 rc;
   /*
      set params
                                 * /
   // set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   /*
       send command
                                 * /
   fl_wait(tCOM);
                  // wait before sending command
  put_cmd_ua(FL_COM_GET_CHECK_SUM, 7, fl_cmd_prm); // send GET VERSION command
  rc = get_sfrm_ua(fl_ua_sfrm, tWT16_TO); // get status frame
  switch(rc) {
      case FLC_NO_ERR:
                           break; // continue
      case FLC_DFTO_ERR: return rc; break; // case [C]
   11
      default: return rc; break; // case [B]
   }
   get data frame (Checksum data)
   /*
                                 * /
   rc = get_dfrm_ua(fl_rxdata_frm, tFD1_TO); // get status frame
                                   // if no error,
  if (rc){
      return rc;
                 // case [D]
  }
  *sum = (fl_rxdata_frm[OFS_STA_PLD] << 8) + fl_rxdata_frm[OFS_STA_PLD+1];</pre>
                                   // set SUM data
  return rc;
                       // case [A]
```

4.14 Security Set Command

4.14.1 Processing sequence chart

Security Set command processing sequence



4.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> A time-out check is performed from command transmission until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr13).
- <4> The status code is checked.

When ST1 = ACK: Proceeds to <5>. When ST1 \neq ACK: Abnormal termination [B]

- <5> Waits from the previous frame reception until the next data frame transmission (wait time tFD3(UART)).
- <6> The data frame (security setting data) is transmitted by data frame transmission processing.
- <7> A time-out check is performed until status frame reception. If a time-out occurs, a time-out error [C] is returned (time-out time twr14).
- <8> The status code is checked.

When ST1 = ACK: Proceeds to <9>. When ST1 \neq ACK: Abnormal termination [D]

<9> A time-out check is performed until status frame reception.

If a time-out occurs, a time-out error [C] is returned (time-out time t_{WT15}).

<10> The status code is checked.

When ST1 = ACK: Normal completion [A] When ST1 \neq ACK: Abnormal termination [E]

4.14.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal	Parameter error	05H	Command information (parameter) is not 00H.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame or data frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	Time-out error [C]		Time-out error of status frame reception or data frame reception has occurred.
Abnormal	FLMD error	18H	A write error has occurred.
termination [D]	Write error	1CH	A write error has occurred (including the case of security data already being set).
Abnormal termination [E]	MRG11 error	1BH	An internal verify error has occurred.

4.14.4 Flowchart



4.14.5 Sample program

The following shows a sample program for Security Set command processing.

```
/*
                                   * /
                                   */
/* Set security flag command
/*
                                   */
*/
/* [i] u8 scf ... Security flag data
/* [r] u16
                                   */
         ... error code
ul6 fl_ua_setscf(u8 scf)
{
  ul6 rc;
  /*
      set params
                             * /
  fl\_cmd\_prm[0] = 0x00;
                       // "BLK" (must be 0x00)
                        // "PAG" (must be 0x00)
  fl_cmd_prm[1] = 0x00;
  fl_txdata_frm[0] = (scf |= 0b11101000);
                // "FLG" (bit7, 6, 5, 3 must be '1' (to make sure))
  /*
                             * /
      send command
  fl_wait(tCOM);
                // wait before sending command
  put_cmd_ua(FL_COM_SET_SECURITY, 3, fl_cmd_prm);
  rc = get_sfrm_ua(fl_ua_sfrm, tWT13_TO); // get status frame
  switch(rc) {
     case FLC_NO_ERR:
                       break; // continue
  11
     case FLC_DFTO_ERR: return rc; break; // case [C]
     default: return rc; break; // case [B]
  }
  /*
      send data frame (security setting data) */
  fl_wait(tFD3_UA);
```

```
put_dfrm_ua(2, fl_txdata_frm, true); // send security setting(FLAG) & BOT data
   rc = get_sfrm_ua(fl_ua_sfrm, tWT14_MAX); // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                 break; // continue
   11
       case FLC_DFTO_ERR: return rc; break; // case [C]
                      return rc; break; // case [B]
        default:
   }
   /*
        Check internally verify
                                        */
   rc = get_sfrm_ua(fl_ua_sfrm, tWT15_MAX); // get status frame
// switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
        default:
                       return rc; break; // case [B]
// }
   return rc;
}
```

CHAPTER 5 3-WIRE SERIAL I/O COMMUNICATION MODE (CSI)

Each of the symbol (txx and twTxx) shown in the flowchart in this chapter is the symbol of characteristic item in CHAPTER 6 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.

For each specified value, refer to CHAPTER 6 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS.

<R> 5.1 Command Frame Transmission Processing Flowchart



<R> 5.2 Data Frame Transmission Processing Flowchart



< R> 5.3 Data Frame Reception Processing Flowchart


5.4 Status Command

5.4.1 Processing sequence chart



Status command processing sequence

Note Application specifications differ according to execution command.

5.4.2 Description of processing sequence

- <1> The Status command is transmitted by command frame transmission processing.
- <2> Waits from command transmission until status frame reception (wait time t_{SF}).
- <3> The status code is checked.

When ST1 = ACK:	Normal completion [A]
When ST1 = BUSY:	A time-out check is performed (twixi(MAX.) ^{Note}).
	If the processing is not timed out, the sequence is re-executed from <1>.
	If a time-out occurs, a time-out error [C] is returned.
When ST1 ≠ ACK, BUSY:	Abnormal termination [B]

Note Application specifications differ according to execution command.

5.4.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The status frame transmitted from the 78K0/Kx2 has been received normally.
Abnormal termination [B]	Command error	04H	An unsupported command or abnormal frame has been received.
	Parameter error	05H	Command information (parameter) is invalid.
	Checksum error	07H	The data of the frame transmitted from the programmer is abnormal.
	Verify error	0FH	A verify error has occurred for the data of the frame transmitted from the programmer.
	Protect error	10H	An attempt was made to execute processing prohibited by the Security Set command.
	Negative acknowledgment (NACK)	15H	Negative acknowledgment
	Read error	20H	Reading of security information failed.
	MRG10 error	1AH	An erase error has occurred.
	MRG11 error	1BH	An internal verify error has occurred during data write, or a blank check error has occurred.
	Write error	1CH	A write error has occurred.
Time-out error [0	2]	_	After command transmission, the specified time has elapsed but a BUSY response is still returned.

<R>

5.4.4 Flowchart



Note Application specifications differ according to execution command.

5.4.5 Sample program

The following shows a sample program for Status command processing.

```
/*
                                                  */
                                                  */
/* Get status command (CSI)
/*
                                                  */
... decoded status or error code
/* [r] u16
                                                  */
/*
                                                  */
                                                  */
/* (see fl.h/fl-proto.h \&
/*
       definition of decode_status() in fl.c)
                                                  */
static u16 fl_csi_getstatus(u32 limit)
{
   ul6 rc;
   start_flto(limit);
   while(1){
   put_cmd_csi(FL_COM_GET_STA, 1, fl_cmd_prm);
                                        // send "Status" command
                                        // frame
        fl_wait(tSF);
                                        // wait
        rc = get_sfrm_csi(fl_rxdata_frm);
                                        // get status frame
        switch(rc){
              case FLC_BUSY:
                   if (check_flto()) // time out ?
                        return FLC_DFTO_ERR; // Yes, time-out // case [C]
                   continue;
                                        // No, retry
              default:
                                        // checksum error
                  return rc;
                                       // no error
              case FLC_NO_ERR:
                   break;
        }
        if (fl_st1 == FLST_BUSY) { // ST1 = BUSY
              if (check_flto()) // time out ?
                   return FLC_DFTO_ERR; // Yes, time-out // case [C]
             continue;
                                   // No, retry
        }
        break;
                            // ACK or other error (but BUSY)
   }
```

```
rc = decode_status(fl_st1); // decode status to return code
// switch(rc) {
// 
// case FLC_NO_ERR: return rc; break; // case [A]
// default: return rc; break; // case [B]
// }
return rc;
}
```

5.5 Reset Command

5.5.1 Processing sequence chart

Reset command processing sequence



Note Do not exceed the retry count for the reset command transmission (up to 16 times).

5.5.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Reset command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT0}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	The sequence is re-executed from <1> if the retry count is not over.
	If the retry count is over, the processing ends abnormally [B].
When a time-out error occurs:	A time-out error [C] is returned.

5.5.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and synchronization between the programmer and the 78K0/Kx2 has been established.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	Status check processing terminated with time-out.

5.5.4 Flowchart



5.5.5 Sample program

The following shows a sample program for Reset command processing.

```
/*
                                                 */
/* Reset command (CSI)
                                                 */
/*
                                                 */
... error code
                                                 */
/* [r] u16
u16
       fl_csi_reset(void)
{
   u16
      rc;
   u32 retry;
   for (retry = 0; retry < tRS; retry++){</pre>
        fl_wait(tCOM);
                                 // wait before sending command frame
        put_cmd_csi(FL_COM_RESET, 1, fl_cmd_prm); // send "Reset" command frame
        fl_wait(tWT0);
        rc = fl_csi_getstatus(tWT0_T0); // get status
        if (rc == FLC_DFTO_ERR) // timeout error ?
             break;
                            // yes // case [C]
        if (rc == FLC_ACK)
                            // Ack ?
             break;
                            // yes // case [A]
        //continue;
                                 // case [B] (if exit from loop)
   }
  switch(rc) {
11
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
        default:
                       return rc; break; // case [B]
11
  }
   return rc;
}
```

5.6 Oscillating Frequency Set Command

Execution of this command is not necessary during CSI communication (if execution of this command is required during CSI communication according to the programmer specifications, set the frequency to 8 MHz).

5.6.1 Processing sequence chart

Oscillating Frequency Set command processing sequence



5.6.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Oscillating Frequency Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT9}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

5.6.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the operating frequency was correctly set to the 78K0/Kx2.
Abnormal	Parameter error	05H	The oscillation frequency value is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	C]	_	The status frame was not received within the specified time.

5.6.4 Flowchart



5.6.5 Sample program

The following shows a sample program for Oscillating Frequency Set command processing.

```
/*
                                                */
/* Set Flash device clock value command (CSI)
                                                */
/*
                                               */
/* [i] u8 clk[4] ... frequency data(D1-D4)
                                               */
/* [r] u16
                                               */
            ... error code
fl_csi_setclk(u8 clk[])
1116
{
   ul6 rc;
   fl_cmd_prm[0] = clk[0]; // "D01"
   fl_cmd_prm[1] = clk[1]; // "D02"
   fl_cmd_prm[2] = clk[2]; // "D03"
   fl_cmd_prm[3] = clk[3]; // "D04"
   fl wait(tCOM);
                           // wait before sending command frame
   put_cmd_csi(FL_COM_SET_OSC_FREQ, 5, fl_cmd_prm);
                            // send "Oscillation Frequency Set" command
   fl_wait(tWT9);
   rc = fl_csi_getstatus(tWT9_TO); // get status frame
11
  switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
       default:
11
                      return rc; break; // case [B]
11
  }
   return rc;
}
```

5.7 Chip Erase Command

5.7.1 Processing sequence chart

Chip Erase command processing sequence



5.7.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time t_{COM}).
- <2> The Chip Erase command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT1}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

5.7.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and chip erase was performed normally.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Protect error	10H	Chip erase is prohibited by the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [C]		_	The status frame was not received within the specified time.

5.7.4 Flowchart



5.7.5 Sample program

The following shows a sample program for Chip Erase command processing.

```
/*
                                            */
/* Erase all(chip) command (CSI)
                                            */
/*
                                            */
/* [r] u16
            ... error code
                                            */
fl_csi_erase_all(void)
1116
{
   ul6 rc;
   fl_wait(tCOM);
                              // wait before sending command frame
   put_cmd_csi(FL_COM_ERASE_CHIP, 1, fl_cmd_prm); // send "Chip Erase" command
   fl_wait(tWT1);
   rc = fl_csi_getstatus(tWT1_MAX); // get status frame
  switch(rc) {
11
11
11
       case FLC_NO_ERR: return rc; break; // case [A]
       case FLC_DFTO_ERR: return rc; break; // case [C]
11
11
                    return rc; break; // case [B]
       default:
11
  }
   return rc;
```

}

5.8 Block Erase Command

5.8.1 Processing sequence chart





5.8.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Erase command is transmitted by command frame transmission processing.
- <3> Waits until status frame acquisition (wait time t_{WT2}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

5.8.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and block erase was performed normally.
Abnormal	Parameter error	05H	The number of blocks is out of range.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Protect error	10H	Write, block erase, or chip erase is prohibited by the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Erase error	1AH	An erase error has occurred.
Time-out error [C]		-	The status frame was not received within the specified time.

5.8.4 Flowchart



5.8.5 Sample program

The following shows a sample program for Block Erase command processing.

```
/*
                                                   */
/* Erase block command (CSI)
                                                   */
/*
                                                   */
/* [i] u16 sblk ... start block to erase (0...255)
                                                   */
/* [i] u16 eblk ... end block to erase (0...255)
                                                   */
/* [r] ul6 ... error code
                                                   */
u16
        fl_csi_erase_blk(u16 sblk, u16 eblk)
{
   u16
       rc;
   u32 wt2, wt2_max;
   u32
       top, bottom;
   top = get_top_addr(sblk); // get start address of start block
   bottom = get_bottom_addr(eblk); // get end address of end block
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   wt2 = make_wt2(sblk, eblk);
   wt2_max = make_wt2_max(sblk, eblk);
   fl_wait(tCOM);
                                   // wait before sending command frame
   put_cmd_csi(FL_COM_ERASE_BLOCK, 7, fl_cmd_prm); // send "Block Erase" command
   fl_wait(wt2);
   rc = fl_csi_getstatus(wt2_max); // get status frame
11
   switch(rc) {
11
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
                       return rc; break; // case [B]
11
        default:
11
   }
   return rc;
}
```

5.9 Programming Command

5.9.1 Processing sequence chart



Application Note U17739EJ3V0AN

5.9.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Programming command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT3}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits until the next data frame transmission (wait time tFD3).
- <7> User data to be written to the 78K0/Kx2 flash memory is transmitted by data frame transmission processing.
- <8> Waits from data frame (user data) transmission until status check processing (wait time twr4).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).
 - When ST1 = abnormal termination: Abnormal termination [B]
 - When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.

- When ST2 ≠ ACK: Abnormal termination [D]
- When ST2 = ACK: Proceeds to <11> when transmission of all of the user data is completed. If there still remain user data to be transmitted, the processing re-executes the sequence from <6>.
- <11> Waits until status check processing (time-out time $t_{WT5} \times$ number of blocks).
- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A] (Indicating that the internal verify check has performed normally after completion of write)
When the processing ends abnormally:	· ,
When a time-out error occurs:	after completion of write) A time-out error [C] is returned.

5.9.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the user data was written normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is out of the flash memory range, or is not a multiple of 8.
	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Protect error	10H	Write is prohibited by the security setting.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		_	The status frame was not received within the specified time.
Abnormal termination [D]	Write error	1CH (ST2)	A write error has occurred.
Abnormal termination [E]	MRG11 error	1BH	An internal verify error has occurred.

5.9.4 Flowchart



Application Note U17739EJ3V0AN

5.9.5 Sample program

The following shows a sample program for Programming command processing.

```
/******
/*
                                            */
                                            */
/* Write command (CSI)
                                            * /
/*
/* [i] u32 top
            ... start address
                                            */
/* [i] u32 bottom ... end address
                                            */
/* [r] ul6 ... error code
                                            * /
u16
      fl_csi_write(u32 top, u32 bottom)
{
  ul6 rc;
   u32 send_head, send_size;
   bool is_end;
   ul6 block_num;
   // set params
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   block_num = get_block_num(top, bottom); // get block num
   /*
                                   */
       send command & check status
   fl_wait(tCOM);
   put_cmd_csi(FL_COM_WRITE, 7, fl_cmd_prm); // send "Programming" command
   fl_wait(tWT3);
   rc = fl_csi_getstatus(tWT3_TO);
                                  // get status frame
   switch(rc) {
       case FLC_NO_ERR:
                             break; // continue
   11
       case FLC_DFTO_ERR: return rc; break; // case [C]
       default:
                    return rc; break; // case [B]
   }
   */
   /*
       send user data
   send_head = top;
   while(1){
       if ((bottom - send_head) > 256){ // rest size > 256 ?
            is_end = false;
                              // yes, not end frame
            send_size = 256;
                              // transmit size = 256 byte
```

```
}
         else{
               is_end = true;
               send_size = bottom - send_head + 1;
                                // transmit size = (bottom - send_head)+1 byte
         }
         memcpy(fl_txdata_frm, rom_buf+send_head, send_size);
                                                  // set data frame payload
         send_head += send_size;
         fl_wait(tFD3_CSI); // wait before sending data frame
         put_dfrm_csi(send_size, fl_txdata_frm, is_end);
                                            // send data frame (user data)
         fl wait(tWT4);
                                            // wait
         rc = fl_csi_getstatus(tWT4_MAX); // get status frame
         switch(rc) {
                                           break; // continue
               case FLC_NO_ERR:
               case FLC_DFTO_ERR: return rc; break; // case [C]
         11
                          return rc; break; // case [B]
               default:
         }
         if (fl_st2 != FLST_ACK) {
                                            // ST2 = ACK ?
               rc = decode_status(fl_st2);
                                            // No
                                            // case [D]
               return rc;
         }
                               // send all user data ?
         if (is_end)
               break;
                               // yes
         //continue;
    }
    Check internally verify
                                             */
    /*
    fl_wait(tWT5 * block_num);
                                     // wait
   rc = fl_csi_getstatus(tWT5_MAX * block_num); // get status frame
// switch(rc) {
         case FLC_NO_ERR: return rc; break; // case [A]
         case FLC_DFTO_ERR: return rc; break; // case [C]
         default: return rc; break; // case [E]
  }
   return rc;
```

```
}
```

11

11

11

11

5.10 Verify Command

5.10.1 Processing sequence chart



5.10.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time t_{COM}).
- <2> The Verify command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT6}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the next data frame transmission (wait time tFD3).
- <7> User data for verifying is transmitted by data frame transmission processing.
- <8> Waits from data frame transmission until status check processing (wait time twr7).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing (status code (ST1/ST2)) (also refer to the processing sequence chart and flowchart).

When ST1 = time-out error: A time-out error [C] is returned.

When ST1 = normal completion: The following processing is performed according to the ST2 value.

- When ST2 \neq ACK: Abnormal termination [D]
- When ST2 = ACK: If transmission of all data frames is completed, the processing ends normally [A].

If there still remain data frames to be transmitted, the processing re-executes the sequence from <6>.

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the verify was completed normally.
Abnormal termination [B]	Parameter error	05H	The specified start/end address is out of the flash memory range, or the specified address is not a fixed address in 2 KB units.
	Checksum error	07H	The checksum of the transmitted command frame or data frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [C]		-	The status frame was not received within the specified time.
Abnormal termination [D]	Verify error	0FH (ST2)	The verify has failed, or another error has occurred.

5.10.3 Status at processing completion

5.10.4 Flowchart



Application Note U17739EJ3V0AN

5.10.5 Sample program

The following shows a sample program for Verify command processing.

```
/*
                                           */
/* Verify command (CSI)
                                           */
/*
                                           * /
/*********
/* [i] u32 top
            ... start address
                                           * /
/* [i] u32 bottom \ldots end address
                                           */
                                           */
/* [r] u16
            ... error code
u16
      fl_csi_verify(u32 top, u32 bottom)
{
   ul6 rc;
   u32
      send_head, send_size;
   bool is_end;
   // set params
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   /*
                                   * /
        send command & check status
   fl_wait(tCOM);
   put_cmd_csi(FL_COM_VERIFY, 7, fl_cmd_prm); // send "Verify" command
   fl_wait(tWT6);
   rc = fl_csi_getstatus(tWT6_T0);
                                 // get status frame
   switch(rc) {
       case FLC_NO_ERR:
                            break; // continue
   11
       case FLC_DFTO_ERR: return rc; break; // case [C]
       default:
                   return rc; break; // case [B]
   }
   /*
        send user data
                                   */
   send_head = top;
   while(1){
       if ((bottom - send_head) > 256){ // rest size > 256 ?
           is_end = false;
                                  // yes, not end frame
           send_size = 256;
                                  // transmit size = 256 byte
       }
```

```
else{
            is_end = true;
             send_size = bottom - send_head + 1;
                                // transmit size = (bottom - send_head)+1 byte
      }
      memcpy(fl_txdata_frm, rom_buf+send_head, send_size); // set data
                                                          // frame payload
      send_head += send_size;
      fl_wait(tFD3_CSI);
                                             // wait before sending data frame
      put_dfrm_csi(send_size, fl_txdata_frm, is_end);
                                                        // send data frame
      fl_wait(tWT7);
                                             // wait
      rc = fl_csi_getstatus(tWT7_MAX);
                                             // get status frame
      switch(rc) {
            case FLC_NO_ERR:
                                             break; // continue
            case FLC_DFTO_ERR: return rc;
                                             break; // case [C]
      11
                               return rc; break; // case [B]
            default:
      }
      if (fl_st2 != FLST_ACK) {
                                      // ST2 = ACK ?
            rc = decode_status(fl_st2); // No
            return rc;
                                      // case [D]
      }
      if (is_end)
                               // send all user data ?
                               // yes
            break;
      //continue;
return FLC_NO_ERR; // case [A]
```

```
}
```

}

5.11 Block Blank Check Command

5.11.1 Processing sequence chart



Block Blank Check command processing sequence

5.11.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Block Blank Check command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time $t_{WT8} \times$ number of blocks).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When a time-out error occurs:	A time-out error [C] is returned.
When the processing ends abnormally:	Abnormal termination [B]
When the processing ends normally:	Normal completion [A]

5.11.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and all of the specified blocks are blank.
Abnormal termination [B]	Parameter error	05H	The number of blocks is out of range.
	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	MRG11 error	1BH	The specified block in the flash memory is not blank.
Time-out error [C]		-	The status frame was not received within the specified time.

5.11.4 Flowchart



5.11.5 Sample program

The following shows a sample program for Block Blank Check command processing.

```
/*
                                                  */
/* Block blank check command (CSI)
                                                  */
/*
                                                  */
/* [i] u32 top
              ... start address
                                                  */
/* [i] u32 bottom \hdots end address
                                                  */
                                                  */
/* [r] u16
              ... error code
u16
       fl_csi_blk_blank_chk(u32 top, u32 bottom)
{
   u16
       rc;
   u16
        block_num;
   set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
   block_num = get_block_num(top, bottom); // get block num
   fl_wait(tCOM);
                                   // wait before sending command frame
   put_cmd_csi(FL_COM_BLOCK_BLANK_CHK, 7, fl_cmd_prm);
                                   // send "Block Blank Check" command
   fl_wait(tWT8 * block_num);
   rc = fl_csi_getstatus(tWT8_MAX * block_num); // get status frame
11
  switch(rc) {
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
        default:
                       return rc; break; // case [B]
11
   }
   return rc;
}
```
5.12 Silicon Signature Command

5.12.1 Processing sequence chart





5.12.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Silicon Signature command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT11}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the next command transmission (wait time tFD2).
- <7> The received data frame (silicon signature data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

5.12.3 Status at processing completion

Status at Processing Completion		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and the silicon signature was acquired normally.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
	Read error	20H	Reading of security information failed.
Time-out error [0	C]	_	The status frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as silicon signature data is abnormal.

5.12.4 Flowchart



5.12.5 Sample program

The following shows a sample program for Silicon Signature command processing.

```
/*
                                                 */
                                                 */
/* Get silicon signature command (CSI)
/*
                                                 */
*/
/* [i] u8 *sig
              ... pointer to signature save area
/* [r] u16
                                                 */
              ... error code
fl_csi_getsig(u8 *sig)
u16
{
   ul6 rc;
   fl_wait(tCOM);
                                 // wait before sending command frame
   put_cmd_csi(FL_COM_GET_SIGNATURE, 1, fl_cmd_prm);
                                  // send "Silicon Signature" command
   fl_wait(tWT11);
   rc = fl_csi_getstatus(tWT11_TO); // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                 break; // continue
        case FLC_DFTO_ERR: return rc; break; // case [C]
   11
                  return rc; break; // case [B]
        default:
   }
   fl_wait(tFD2_SIG);
                            // wait before getting data frame
   rc = get_dfrm_csi(fl_rxdata_frm); // get data frame (signature data)
   if (rc){
                                            // if no error,
        return rc;
                            // case [D]
   }
   memcpy(sig, fl_rxdata_frm+OFS_STA_PLD, fl_rxdata_frm[OFS_LEN]);
                                           // copy Signature data
   return rc;
                             // case [A]
}
```

5.13 Version Get Command

5.13.1 Processing sequence chart





5.13.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Version Get command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT12).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the next command transmission (wait time tFD2).
- <7> The received data frame (version data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

5.13.3 Status at processing completion

Status at Processing Completion Status Code		Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and version data was acquired normally.
Abnormal	Checksum error	07H	The checksum of the transmitted command frame is abnormal.
termination [B]	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0	C]	-	The status frame was not received within the specified time.
Data frame error [D]		_	The checksum of the data frame received as version data is abnormal.

5.13.4 Flowchart



5.13.5 Sample program

The following shows a sample program for Version Get command processing.

```
/*
                                                */
                                                */
/* Get device/firmware version command (CSI)
/*
                                                */
/* [i] u8 *buf
             ... pointer to version date save area
                                                */
/* [r] u16
             ... error code
                                                */
fl_csi_getver(u8 *buf)
1116
{
   ul6 rc;
   fl_wait(tCOM);
                                 // wait before sending command frame
   put_cmd_csi(FL_COM_GET_VERSION, 1, fl_cmd_prm); // send "Version Get" command
   fl_wait(tWT12);
   rc = fl_csi_getstatus(tWT12_TO); // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                break; // continue
       case FLC_DFTO_ERR: return rc; break; // case [C]
   11
                 return rc; break; // case [B]
        default:
   }
   fl_wait(tFD2_VG);
                           // wait before getting data frame
   rc = get_dfrm_csi(fl_rxdata_frm); // get version data
   if (rc){
                                           // if no error,
                           // case [D]
        return rc;
   }
   memcpy(buf, fl_rxdata_frm+OFS_STA_PLD, DFV_LEN);// copy version data
   return rc;
                           // case [A]
  }
```

5.14 Checksum Command

5.14.1 Processing sequence chart





5.14.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Checksum command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time t_{WT16}).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the next command transmission (wait time tFD1).
- <7> The received data frame (checksum data) is checked.

If data frame is normal: Normal completion [A] If data frame is abnormal: Data frame error [D]

5.14.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description	
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and checksum data was acquired normally.	
Abnormal termination [B]	Parameter error	05H	The specified start/end address is out of the flash memory range, or the specified address is not a fixed address in 2 KB units.	
	Checksum error	07H	The checksum of the transmitted command frame is abnormal	
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).	
Time-out error [0	C]	_	The status frame was not received within the specified time.	
Data frame error [D]		_	The checksum of the data frame received as version data is abnormal.	

5.14.4 Flowchart



5.14.5 Sample program

The following shows a sample program for Checksum command processing.

```
/*
                                        */
/* Get checksum command (CSI)
                                        */
/*
                                        */
/* [i] ul6 *sum ... pointer to checksum save area
                                        * /
/* [i] u32 top
          ... start address
                                        */
/* [i] u32 bottom ... end address
                                        */
/* [r] u16
                                        */
        ... error code
u16
     fl_csi_getsum(u16 *sum, u32 top, u32 bottom)
{
  ul6 rc;
  u16 block_num;
  /*
                                * /
       set params
  // set params
  set_range_prm(fl_cmd_prm, top, bottom); // set SAH/SAM/SAL, EAH/EAM/EAL
  block_num = get_block_num(top, bottom); // get block num
  */
  /*
       send command
  // wait before sending command frame
  fl_wait(tCOM);
  put_cmd_csi(FL_COM_GET_CHECK_SUM, 7, fl_cmd_prm); // send "Checksum" command
  fl_wait(tWT16);
  rc = fl_csi_getstatus(tWT16_TO); // get status frame
  switch(rc) {
      case FLC_NO_ERR:
                          break; // continue
      case FLC_DFTO_ERR: return rc; break; // case [C]
  11
      default:
                  return rc; break; // case [B]
  }
  */
  /*
      get data frame (Checksum data)
  fl_wait(tFD1 * block_num);
                           // wait before getting data frame
```

```
rc = get_dfrm_csi(fl_rxdata_frm); // get data frame(version data)

if (rc){ // if error,
    return rc; // case [D]
}
*sum = (fl_rxdata_frm[OFS_STA_PLD] << 8) + fl_rxdata_frm[OFS_STA_PLD+1];
    // set SUM data
return rc; // case [A]
}</pre>
```

5.15 Security Set Command

5.15.1 Processing sequence chart



Security Set command processing sequence

5.15.2 Description of processing sequence

- <1> Waits from the previous frame reception until the next command transmission (wait time tcom).
- <2> The Security Set command is transmitted by command frame transmission processing.
- <3> Waits from command transmission until status check processing (wait time twT13).
- <4> The status frame is acquired by status check processing.
- <5> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <6>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <6> Waits from the previous frame reception until the data frame transmission (wait time tFD3(CSI)).
- <7> The data frame (security setting data) is transmitted by data frame transmission processing.
- <8> Waits from data frame transmission until status check processing (wait time t_{WT14}).
- <9> The status frame is acquired by status check processing.
- <10> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Proceeds to <11>.
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

- <11> Waits until status acquisition (completion of internal verify) (wait time twT15).
- <12> The status frame is acquired by status check processing.
- <13> The following processing is performed according to the result of status check processing.

When the processing ends normally:	Normal completion [A]
When the processing ends abnormally:	Abnormal termination [B]
When a time-out error occurs:	A time-out error [C] is returned.

5.15.3 Status at processing completion

Status at F	Processing Completion	Status Code	Description
Normal completion [A]	Normal acknowledgment (ACK)	06H	The command was executed normally and security setting was performed normally.
Abnormal	Parameter error	05H	Command information (parameter) is not 00H.
termination [B]	Checksum error	07H	The checksum of the transmitted command frame or data frame is abnormal.
	Write error	1CH	Security data has already been set, or a write error has occurred.
	Negative acknowledgment (NACK)	15H	Command frame data is abnormal (such as invalid data length (LEN) or no ETX).
Time-out error [0)]	-	The status frame was not received within the specified time.

5.15.4 Flowchart



5.15.5 Sample program

The following shows a sample program for Security Set command processing.

```
/*
                                     */
/* Set security flag command (CSI)
                                     */
                                     * /
/*
*/
/* [i] u8 scf ... Security flag data
/* [r] u16
                                     */
          ... error code
fl_csi_setscf(u8 scf)
u16
{
  ul6 rc;
  /*
     set params
                                   */
  // "BLK" (must be 0x00)
  fl\_cmd\_prm[0] = 0x00;
  fl\_cmd\_prm[1] = 0x00;
                     // "PAG" (must be 0x00)
  fl_txdata_frm[0] = (scf |= 0b11101000);
                     // "FLG" (upper 5bits must be '1' (to make sure))
  /*
       send command
                              * /
  fl_wait(tCOM);
                         // wait before sending command frame
  put_cmd_csi(FL_COM_SET_SECURITY, 3, fl_cmd_prm); // send "Security Set" command
  fl_wait(tWT13);
                     // wait
  rc = fl_csi_getstatus(tWT13_TO); // get status frame
  switch(rc) {
      case FLC_NO_ERR:
                        break; // continue
  11
     case FLC_DFTO_ERR: return rc; break; // case [C]
      default:
                 return rc; break; // case [B]
  }
  /* send data frame (security setting data) */
  fl_wait(tFD3_CSI);
                     // wait before getting data frame
```

```
put_dfrm_csi(2, fl_txdata_frm, true); // send data frame(Security data)
   fl_wait(tWT14);
   rc = fl_csi_getstatus(tWT14_MAX); // get status frame
   switch(rc) {
        case FLC_NO_ERR:
                                 break; // continue
        case FLC_DFTO_ERR: return rc; break; // case [C]
   11
        default: return rc; break; // case [B]
   }
   /*
                                        */
        Check internally verify
   fl_wait(tWT15);
   rc = fl_csi_getstatus(tWT15_MAX); // get status frame
// switch(rc) {
11
        case FLC_NO_ERR: return rc; break; // case [A]
11
11
        case FLC_DFTO_ERR: return rc; break; // case [C]
11
        default:
                      return rc; break; // case [B]
//
  }
   return rc;
```

}

CHAPTER 6 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS

This chapter describes the parameter characteristics between the programmer and the 78K0/Kx2 in the flash memory programming mode.

Be sure to refer to the user's manual of the 78K0/Kx2 for electrical specifications when designing a programmer.

<P>< 6.1 Flash Memory Programming Parameter Characteristics of Expanded Specification Products (μPD78F05xxA)</p>

6.1.1 Basic characteristics

Parameter	Condition	Symbol	MIN.	TYP.	MAX.	Unit
78K0/Kx2 operating clock in flash memory programming mode	Internal high-speed oscillation clock	fвн	7.6	8	8.4	MHz
X1 clock	During UART	fx	2		20	
External main system clock	communication	fexclk	2		20	

6.1.2 Flash memory programming mode setting time

Parameter		Symbol	MIN.	TYP.	MAX.
V _{DD} ↑ to FLMD0↑		top	1 ms		
FLMD0↑ to RESET↑		t _{PR}	2 ms		
Count start time from RESET↑ to FLMD0	Note 1	t _{RP}	59,327/f _{RH}		
Count finish time from RESET to FLMD	Note 1	trpe			238,414/f _{RH}
FLMD0 counter high-level/low-level width	FLMD0 counter high-level/low-level width		10 <i>μ</i> s		100 <i>μ</i> s
Wait for Reset command (CSI) Note 1		tRC	444,463/f _{RH}		
Wait for low-level data 1 (UART) Note 1	X1 clock	t _{R1}	444,463/f _{RH} + 2 ¹⁶ /fx		
	External main system clock		444,463/f _{RH}		
Wait for low-level data 2 (UART)		t12	15,000/fвн		
Wait for Read command (UART)		t2C	15,000/f _{RH}		
Width of low-level data 1/2 ^{Note 2}		tl1, tl2		Note 2	
FLMD0 counter rise/fall time		-			1 <i>µ</i> s
Reset low level width (RESET to RESET	↓) Note 3	t RST	1,950 ms		

Notes 1. $(59,327/f_{BH} + 238,414/f_{BH})/2$ is recommended as the standard value for the FLMD0 pulse input timing.

- 2. The low-level width is the same as the 00H data width at 9,600 bps.
- 3. When the mode is switched from the normal operating mode to the flash memory programming mode after the microcontroller is powered on (reset is released), be sure to wait for the period of this parameter at minimum before reset for mode switching after power-on (reset release).

(Remarks are carried over to the next page.)

Remarks 1. Calculate the parameters assuming that $f_{RH} = 8$ MHz.

- 2. The waits are defined as follows.
 - <tri>(MIN.)>

The baud rate for the UART is generated based on the external clock.

Input pulses by making allowances for this specification and the oscillation stabilization time of the external clock used.

6.1.3 Programming characteristics

Wait	Condition	Symbol	Serial I/F	MIN.	MAX.
Between data frame transmission/reception	Data frame reception	t DR	CSI	64/f _{RH}	
			UART	74/f вн	
	Data frame transmission	tот	CSI	88/f вн	
			UART	0 ^{Note 1}	
From Status command frame reception until status frame transmission	_	ts⊧	CSI	215/f _{RH}	
From status frame transmission until	-	tFD1 ^{Note 2}	CSI	54,368/fвн	
data frame transmission (1)			UART	0 ^{Note 1}	
From status frame transmission until	Silicon signature data	t _{FD2}	CSI	321/fвн	
data frame transmission (2)	Version data			206/fвн	
	-		UART	0 ^{Note 1}	
From status frame transmission until	-	tғdз	CSI	163/fвн	
data frame reception			UART	101/fвн	
From status frame transmission until	-	tсом	CSI	106/fвн	
command frame reception			UART	106/f _{RH} ^{Note 1}	

Notes 1. When successive reception is enabled for the programmer

2. Time for one block transmission

Remarks 1. Calculate the parameters assuming that $f_{RH} = 8$ MHz.

2. The waits are defined as follows.

<tdr, tfd3, tcom>

The 78K0/Kx2 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer can transmit the next data after the MIN. time has elapsed after completion of the previous communication.

The MAX. time is not specified. Transmit the next data within about 3 seconds.

<tDT, tSF, tFD1, tFD2>

The 78K0/Kx2 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer must prepare to receive the next data before the MIN. time has elapsed after completion of the previous communication.

The MAX. time is not specified. Continue polling for about 3 seconds until the data is received.

Command	Symbol	5	Serial I/F	MIN.	MAX.
Reset	twто		CSI	172 /fвн	
			UART	Note 1	
Chip Erase	twr1		_	857,883/fвн + 44,160 × total number of blocks/fвн	186,444,400/fвн + 11,304,960 × total number of blocks/fвн
Block Erase	twt2 ^{Note 2}	-		214,714/f _{RH} × execution count of simultaneous selection and erasure + 44,160/f _{RH} × number of blocks to be erased	54,582,372/f _{RH} × execution count o simultaneous selection and erasure + 11,304,960/f _{RH} × number of blocks to be erased
Programming	twтз		CSI	1,506/f вн	
			UART	Note 1	
	twt4 Note 3		-	72,412/f вн	893,355/fвн
	twt5 ^{Note 4}	CSI	Block 0	100,407/fвн	132,144,427/fвн
			Block 1 to 127	100,407/fвн	102,178/fвн
		UART	Block 0	Note 1	132,144,427/fвн
			Block 1 to 127	Note 1	102,178/fвн
Verify twr6		CSI		686/f _{RH}	
		UART		Note 1	
		CSI		12,827/fвн	
			UART	Note 1	
Block Blank Check	twts ^{Note 4}		CSI	45,870/fвн	55,044/fвн
			UART	Note 1	55,044/fвн
Oscillating	twтэ		CSI	1,238/fвн	
Frequency Set			UART	Note 1	
Silicon Signature	twr11		CSI	1,233/fвн	
			UART	Note 1	
Version Get	twT12		CSI	252/f вн	
			UART	Note 1	
Security Set	twr13		CSI	975/fвн	
		UART		Note 1	
	twr14		=	275,518/fвн	66,005,812/fвн
	twr15		CSI	368,277/fвн	66,018,156/fвн
			UART	Note 1	66,018,156/fвн
Checksum	twr16		CSI	583/fвн	
			UART	Note 1	

Notes 1. Reception must be enabled for the programmer before command transmission.

- 3. Time for 256-byte data transmission
- 4. Time for one block transmission

Remarks 1. Calculate the parameters assuming that $f_{RH} = 8$ MHz.

2. The waits are defined as follows.

<twro to twr16>

The 78K0/Kx2 completes command processing between the MIN. and MAX. times.

^{2.} See 6.3 Simultaneous selection and erasure performed by Block Erase command for the calculation method of the execution count of simultaneous selection and erasure.

The programmer must repeat the status check for the period of the MAX. time (or about 3 seconds, if the MAX. time is not specified).

6.2 Flash Memory Programming Parameter Characteristics of Conventional-specification Products (*μ*PD78F05xx)

6.2.1 Basic characteristics

Parameter	Condition	Symbol	MIN.	TYP.	MAX.	Unit
78K0/Kx2 operating clock in flash memory programming mode	Internal high-speed oscillation clock	fвн	7.6	8	8.4	MHz
X1 clock	During UART	fx	2		20	
External main system clock	communication	fexclk	2		20	

<R> 6.2.2 Flash memory programming mode setting time

Parameter			MIN.	TYP.	MAX.
V _{DD} ↑ to FLMD0↑			1 ms		
FLMD0↑ to RESET↑		t _{PR}	2 ms		
Count start time from RESET↑ to FLMD0 ^N	ote 1	tRP	59,327/f _{RH}		
Count finish time from RESET↑ to FLMD0	Note 1	trpe			238,414/f _{RH}
FLMD0 counter high-level/low-level width		tew	10 <i>μ</i> s		100 <i>μ</i> s
Wait for Reset command (CSI)			444,463/f _{RH}		
Wait for low-level data 1 (UART)	X1 clock	t _{R1}	444,463/f _{RH} + 2 ¹⁶ /fx		
	External main system clock		444,463/f _{RH}		
Wait for low-level data 2 (UART)		t12	15,000/f _{RH}		
Wait for Read command (UART)	t2C	15,000/fвн			
Width of low-level data 1/2 ^{Note 2}	tl1, tl2		Note 2		
FLMD0 counter rise/fall time	-			1 <i>μ</i> s	
Reset low level width (RESET to RESET)	Note 3	t RST	1,950 ms		

Notes 1. $(59,327/f_{BH} + 238,414/f_{BH})/2$ is recommended as the standard value for the FLMD0 pulse input timing.

- **2.** The low-level width is the same as the 00H data width at 9,600 bps, and the value described here is half that data width.
- **3.** When the mode is switched from the normal operating mode to the flash memory programming mode after the microcontroller is powered on (reset is released), be sure to wait for the period of this parameter at minimum before reset for mode switching after power-on (reset release).
- **Remarks 1.** Calculate the parameters assuming that $f_{\text{RH}} = 8$ MHz.
 - 2. The waits are defined as follows.
 - <tra (MIN.)>

The baud rate for the UART is generated based on the external clock.

Input pulses by making allowances for this specification and the oscillation stabilization time of the external clock used.

<R> 6.2.3 Programming characteristics

Wait	Condition	Symbol	Serial I/F	MIN.	MAX.
Between data frame transmission/reception	Data frame reception	t DR	CSI	64/f вн	
			UART	74 /fвн	
	Data frame transmission	tрт	CSI	88/f вн	
			UART	0 ^{Note 1}	
From Status command frame reception until status frame transmission	_	ts⊧	CSI	166/f _{RH}	
From status frame transmission until	-	tFD1 ^{Note 2}	CSI	54,368/f _{RH}	
data frame transmission (1)			UART	0 ^{Note 1}	
From status frame transmission until	Silicon signature data	t _{FD2}	CSI	321/fвн	
data frame transmission (2)	Version data			136/fвн	
	_		UART	0 ^{Note 1}	
From status frame transmission until	_	tгdз	CSI	163/fвн	
data frame reception			UART	101/fвн	
From status frame transmission until	_	tсом	CSI	64/fвн	
command frame reception			UART	71 /fвн	

Notes 1. When successive reception is enabled for the programmer

2. Time for one block transmission

Remarks 1. Calculate the parameters assuming that $f_{RH} = 8$ MHz.

2. The waits are defined as follows.

<tor, tfd3, tcom>

The 78K0/Kx2 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer can transmit the next data after the MIN. time has elapsed after completion of the previous communication.

The MAX. time is not specified. Transmit the next data within about 3 seconds.

<tDT, tSF, tFD1, tFD2>

The 78K0/Kx2 is readied for the next communication after the MIN. time has elapsed after completion of the previous communication.

The programmer must prepare to receive the next data before the MIN. time has elapsed after completion of the previous communication.

The MAX. time is not specified. Continue polling for about 3 seconds until the data is received.

Command	Symbol	5	Serial I/F	MIN.	MAX.
Reset	twтo		CSI	172/fвн	
			UART	Note 1	
Chip Erase	twr1		-	857,883/fвн + 44,160 × total number of blocks/fвн	186,444,400/fвн + 11,304,960 × total number of blocks/fвн
Block Erase	twt2 ^{Note 2}	_		214,714/f _{RH} × execution count of simultaneous selection and erasure + 44,160/f _{RH} × number of blocks to be erased	54,582,372/f _{RH} × execution count of simultaneous selection and erasure + 11,304,960/f _{RH} × number of blocks to be erased
Programming	twтз		CSI	1,348/fвн	
			UART	Note 1	
	twT4 Note 3		-	68,118/fвн	397,587/f вн
	twt5 ^{Note 4}	CSI	Block 0	100,407/fвн	132,144,427/fвн
			Block 1 to 127	100,407/fвн	102,178/fвн
		UART	Block 0	Note 1	132,144,427/fвн
			Block 1 to 127	Note 1	102,178/fвн
Verify	twr6		CSI	686/f вн	
			UART	Note 1	
	twt7 ^{Note 3}		CSI	12,827/fвн	
			UART	Note 1	
Block Blank Check	twts ^{Note 4}		CSI	45,835/f вн	55,044/fвн
			UART	Note 1	55,044/f вн
Oscillating	twтэ		CSI	1,127/fвн	
Frequency Set			UART	Note 1	
Silicon Signature	twr11		CSI	1,233/fвн	
			UART	Note 1	
Version Get	twT12		CSI	242/fвн	
			UART	Note 1	
Security Set	twr13		CSI	923/fвн	
			UART	Note 1	
	twT14		-	275,518/fвн	66,005,812/fвн
	twT15		CSI	368,277/fвн	66,018,156/fвн
			UART	Note 1	66,018,156/fвн
Checksum	twr16		CSI	583/f вн	
			UART	Note 1	

Notes 1. Reception must be enabled for the programmer before command transmission.

2. See 6.3 Simultaneous selection and erasure performed by Block Erase command for the calculation method of the execution count of simultaneous selection and erasure.

- 3. Time for 256-byte data transmission
- **4.** Time for one block transmission

Remarks 1. Calculate the parameters assuming that $f_{RH} = 8$ MHz.

2. The waits are defined as follows.

<twто to twт16>

The 78K0/Kx2 completes command processing between the MIN. and MAX. times.

The programmer must repeat the status check for the period of the MAX. time (or about 3 seconds, if the MAX. time is not specified).

6.3 Simultaneous Selection and Erasure Performed by Block Erase Command

The Block Erase command of the 78K0/Kx2 is executed by repeating "simultaneous selection and erasure", which erases multiple blocks simultaneously.

The wait time inserted during Block Erase command execution is therefore equal to the total execution time of "simultaneous selection and erasure".

To calculate the "total execution time of simultaneous selection and erasure", the execution count (M) of the simultaneous selection and erasure must first be calculated.

"M" is calculated by obtaining the number of blocks to be erased simultaneously (number of blocks to be selected and erased simultaneously).

The following describes the method for calculating the number of blocks to be selected and erased simultaneously and the execution count (M).

(1) Calculation of number of blocks to be selected and erased simultaneously

The number of blocks to be selected and erased simultaneously should be 1, 2, 4, 8, 16, 32, 64, or 128, depending on which satisfies all of the following conditions.

[Condition 1] (Number of blocks to be erased) \geq (Number of blocks to be selected and erased simultaneously)

[Condition 2] (Start block number) ÷ (Number of blocks to be selected and erased simultaneously) = Remainder is 0

[Condition 3] The maximum value among the values that satisfy both Conditions 1 and 2

(2) Calculation of the execution count (M) of simultaneous selection and erasure

Calculation of the execution count (M) is illustrated in the following flowchart.



Note Based on the maximum value of SSER_BKNUM (128), obtain the value that satisfies Conditions 1 and 2 by executing SSER_BKNUM ÷ 2; Condition 3 is then satisfied.

- **Example 1** Erasing blocks 1 to 127 (N (number of blocks to be erased) = 127)
 - <1> The first start block number is 1 and the number of blocks to be erased is 127; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the value that satisfies Condition 2 is 1 and the value that satisfies Condition 3 is 1, so the number of blocks to be selected and erased simultaneously is 1; only block 1 is then erased.
 - <2> After block 1 is erased, the next start block number is 2 and the number of blocks to be erased is 126; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 2 and 3 are then erased.
 - <3> After blocks 2 and 3 are erased, the next start block number is 4 and the number of blocks to be erased is 124; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, and 4, the value that satisfies Condition 3 is 4, so the number of blocks to be selected and erased simultaneously is 4; blocks 4 to 7 are then erased.
 - <4> After blocks 4 to 7 are erased, the next start block number is 8 and the number of blocks to be erased is 120; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, and 8, the value that satisfies Condition 3 is 8, so the number of blocks to be selected and erased simultaneously is 8; blocks 8 to 15 are then erased.

<5> After blocks 8 to 15 are erased, the next start block number is 16 and the number of blocks to be erased is 112; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, and 16, the value that satisfies Condition 3 is 16, so the number of blocks to be selected and erased simultaneously is 16; blocks 16 to 31 are then erased. After blocks 16 to 31 are erased, the next start block number is 32 and the number of blocks to be erased is 96; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, 16, and 32, the value that satisfies Condition 3 is 32, so the number of blocks to be selected and erased simultaneously is 32; blocks 32 to 63 are then erased.

<6> After blocks 32 to 63 are erased, the next start block number is 64 and the number of blocks to be erased is 64; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, 32, and 64. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, 16, 32, and 64, the value that satisfies Condition 3 is 64, so the number of blocks to be selected and erased simultaneously is 64; blocks 64 to 127 are then erased.

Therefore, simultaneous selection and erasure is executed seven times (1, 2 and 3, 4 to 7, 8 to 15, 16 to 31, 32 to 63, and 64 to 127) to erase blocks 1 to 127, so M = 7 is obtained.

Block configuration when executing simultaneous selection and erasure (when erasing blocks 1 to 127)





- **Example 2** Erasing blocks 5 to 10 (N (number of blocks to be erased) = 6)
 - <1> The first start block number is 5 and the number of blocks to be erased is 6; the values that satisfy Condition 1 are therefore 1, 2, and 4. Moreover, the value that satisfies Condition 2 is 1 and the value that satisfies Condition 3 is 1, so the number of blocks to be selected and erased simultaneously is 1; only block 5 is the erased.
 - <2> After block 5 is erased, the next start block number is 6 and the number of blocks to be erased is 5; the values that satisfy Condition 1 are therefore 1, 2, and 4. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 6 and 7 are then erased.
 - <3> After blocks 6 and 7 are erased, the next start block number is 8 and the number of blocks to be erased is 3; the values that satisfy Condition 1 are therefore 1 and 2. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 8 and 9 are then erased.
 - <4> After blocks 8 and 9 are erased, the next start block number is 10 and the number of blocks to be erased is 1; the value that satisfies Condition 1 is therefore 1. This also satisfies Conditions 2 and 3, so the number of blocks to be selected and erased simultaneously is 1; block 10 is then erased.

Therefore, simultaneous selection and erasure is executed four times (5, 6 and 7, 8 and 9, and 10) to erase blocks 5 to 10, so M = 4 is obtained.

Block configuration when executing simultaneous selection and erasure (when erasing blocks 5 to 10)

<Block number>





Application Note U17739EJ3V0AN

- **Example 3** Erasing blocks 25 to 73 (N (number of blocks to be erased) = 49)
 - <1> The first start block number is 25 and the number of blocks to be erased is 49; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the value that satisfies Condition 2 is 1 and the value that satisfies Condition 3 is 1, so the number of blocks to be selected and erased simultaneously is 1; only block 25 is then erased.
 - <2> After block 25 is erased, the next start block number is 26 and the number of blocks to be erased is 48; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 26 and 27 are then erased.
 - <3> After blocks 26 and 27 are erased, the next start block number is 28 and the number of blocks to be erased is 46; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the values that satisfy Condition 2 are 1, 2, and 4, the value that satisfies Condition 3 is 4, so the number of blocks to be selected and erased simultaneously is 4; blocks 28 to 31 are then erased.
 - <4> After blocks 28 to 31 are erased, the next start block number is 32 and the number of blocks to be erased is 42; the values that satisfy Condition 1 are therefore 1, 2, 4, 8, 16, and 32. Moreover, the values that satisfy Condition 2 are 1, 2, 4, 8, and 32, the value that satisfies Condition 3 is 32, so the number of blocks to be selected and erased simultaneously is 32; blocks 32 to 63 are then erased.
 - <5> After blocks 32 to 63 are erased, the next start block number is 64, and the number of blocks to be erased is 10; the values that satisfy Condition 1 are therefore 1, 2, 4, and 8. Moreover, the values that satisfy Condition 2 are 1, 2, 4, and 8, the value that satisfies Condition 3 is 8, so the number of blocks to be selected and erased simultaneously is 8; blocks 64 to 71 are then erased.
 - <6> After blocks 64 to 71 are erased, the next start block number is 72, and the number of blocks to be erased is 2; the values that satisfy Condition 1 are therefore 1 and 2. Moreover, the values that satisfy Condition 2 are 1 and 2, the value that satisfies Condition 3 is 2, so the number of blocks to be selected and erased simultaneously is 2; blocks 72 and 73 are then erased.

Therefore, simultaneous selection and erasure is executed six times (25, 26 and 27, 28 to 31, 32 to 63, 64 to 71, and 72 and 73) to erase blocks 25 to 73, so M = 6 is obtained.

Block configuration when executing simultaneous selection and erasure (when erasing blocks 25 to 73)





<Range of blocks that can be selected and erased simultaneously>

6.4 UART Communication Mode

(a) Data frame



(b) Programming mode setting (At the time of power-on)



<R> (c) Programming mode setting (After power-on)



(d) Reset command



Remark TxD: TxD6 RxD: RxD6 (e) Chip Erase command/Block Erase command/ Block Blank Check command/Oscillating Frequency Set command



(f) Silicon Signature command/Version Get command



(g) Checksum command



(h) Programming command



Remark TxD: TxD6 RxD: RxD6 (i) Verify command



(j) Security Set command



(k) Wait before command frame transmission



Remark TxD: TxD6 RxD: RxD6

6.5 3-Wire Serial I/O Communication Mode



(b) Programming mode setting (At the time of power-on)



<R> (c) Programming mode setting (After power-on)



(d) Reset command



Remark SCK: SCK10 SC: SO10 SI: SI10

(e) Chip Erase command/Block Erase command/Block Blank Check command/Oscillating Frequency Set command



(f) Silicon Signature command/Version Get command



(g) Checksum command



(h) Programming command





(i) Verify command

(j) Security Set command



(k) Wait before command frame transmission



Remark SCK: SCK10 SC: SO10 SI: SI10

APPENDIX A CIRCUIT DIAGRAMS (REFERENCE)

Figure A-1 to A-3 show circuit diagrams of the programmer and the 78K0/Kx2, for reference.

APPENDIX A CIRCUIT DIAGRAM (REFERENCE)

[MEMO]



Figure A-1. Reference Circuit Diagram of Programmer and 78K0/Kx2 (During UART communication: with X1 Clock Used)

Figure A-2. Reference Circuit Diagram of Programmer and 78K0/Kx2 (During UART communication: with External Clock Used)





Application Note U17739EJ3V0AN

Figure A-3. Reference Circuit Diagram of Programmer and 78K0/Kx2 (During CSI Communication)

Target board (For CSI I/F) ------

B.1 Major Revisions in This Edition

Page	Description
Throughout	Addition of Expanded Specification Products
	μPD78F0500A, 78F0501A, 78F0502A, 78F0503A, 78F0503DA, 78F0511A, 78F0512A, 78F0513A, 78F0514A, 78F0515A, 78F0513DA, 78F0515DA, 78F0521A, 78F0522A, 78F0523A, 78F0524A, 78F0525A, 78F0526A, 78F0527A, 78F0527DA, 78F0531A, 78F0532A, 78F0533A, 78F0534A, 78F0535A, 78F0536A, 78F0537A, 78F0537DA, 78F0544A, 78F0545A, 78F0546A, 78F0547A, 78F0547DA
	Deletion of 2.1 Programmer Control Pins and 2.2 Details of control pins
	Move of 9 sections (from 2.3 Basic Flowchart to 2.11 Status List) to Chapter 1 FLASH MEMORY PROGRAMMING
p.32	Modification of description in 3.5 Chip Erase Command
p.39	Modification of Table 3-1. Example of Silicon Signature Data (In Case of µPD78F0522 (78K0/KD2))
pp.41 to 45	Modification of 3.10.4 78K0/Kx2 silicon signature list
pp.52 to 54	From 4.1 Command Frame Transmission Processing Flowchart to 4.3 Data Frame Reception Processing Flowchart • Modification of the symbol in the flowchart
pp.104 to 106	From 5.1 Command Frame Transmission Processing Flowchart to 5.3 Data Frame Reception Processing Flowchart • Modification of the symbol in the flowchart
p.108	Modification of 5.4.3 Status at processing completion
pp.161 to 164	Addition of 6.1 Flash Memory Programming Parameter Characteristics of Expanded Specification Products (µPD78F05xxA)
p.164	Modification of 6.2.2 Flash Memory Programming Mode Setting Time
pp.165 to 167	Modification of 6.2.3 Programming Characteristics
p.175	Addition of 6.4 (c) Programming mode setting (After power-on)
p.178	Modification of 6.5 3-Wire Serial I/O Communication Mode
p.190	Addition of B.2 Revision History up to Previous Edition

<R> B.2 Revision History up to Previous Edition

The following table shows the revision history up to the previous editions. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

(1/2)

Edition	Major Revision from Previous Edition	Applied to:
2nd edition	Modification of Figure 2-5. Basic Flowchart for Flash Memory Rewrite Processing	CHAPTER 2 PROGRAMMER OPERATING ENVIRONMENT
	Addition of 2.4.1 Mode Setting flowchart	
	Addition of 2.4.2 Sample program	
	6.8.3 Status at processing completionDeletion of FLMD error in Abnormal termination [D]	CHAPTER 6 UART COMMUNICATION MODE
	6.9.3 Status at processing completionDeletion of description of Parameter error in Abnormal termination [B]	
	6.11.3 Status at processing completionAddition of Read error in Abnormal termination [B]	
	Modification of 6.14.5 Sample program	-
	Addition of Note in 7.4.1 Processing sequence chart	CHAPTER 7 3-WIRE SERIAL I/O
	Modification of description and addition of Note in 7.4.2 Description of processing sequence	COMMUNICATION MODE (CSI)
	Addition of Note in 7.4.4 Flowchart	-
	Modification of 7.4.5 Sample program	-
	Modification of 7.5.5 Sample program	-
	Modification of 7.6.5 Sample program	
	Modification of 7.7.5 Sample program	-
	Modification of 7.8.5 Sample program	
	7.9.3 Status at processing completionDeletion of FLMD error in Abnormal termination [D]	
	Modification of 7.9.5 Sample program	
	Modification of 7.10.5 Sample program	
	Modification of 7.11.5 Sample program	
	7.12.3 Status at processing completionAddition of Read error in Abnormal termination [B]	
	Modification of 7.12.5 Sample program	-
	Modification of 7.13.5 Sample program	
	Modification of 7.14.5 Sample program	
	Modification of 7.15.5 Sample program	-
	Modification of Wait for low-level data 1 (UART) in 8.2 Flash Memory Programming Mode Setting Time	CHAPTER 8 FLASH MEMORY PROGRAMMING PARAMETER CHARACTERISTICS
	Deletion of CHAPTER 9 ELECTRICAL SPECIFICATIONS (REFERENCE)	Previous edition CHAPTER 9 ELECTRICAL SPECIFICATIONS (REFERENCE)

(2/2)

Edition	Major Revision from Previous Edition	Applied to:
2nd edition	Modification of Figure A-1. Reference Circuit Diagram of Programmer and 78K0/Kx2 (During UART communication: with X1 Clock Used) to Figure A-3. Reference Circuit Diagram of Programmer and 78K0/Kx2 (During CSI Communication)	APPENDIX A CIRCUIT DIAGRAMS (REFERENCE)
	Addition of APPENDIX B REVISION HISTORY	APPENDIX B REVISION HISTORY

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111

http://www.necel.com/

[America]

NEC Electronics America, Inc. 2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782

800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH Arcadiastrasse 10

40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/ Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française 9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex

France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706