

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

7560 Group

Interrupt

1. Abstract

The following document describes the interrupt in the 7560 group.

2. Introduction

The application example described in this document is applied to the following conditions:

Applicable MCU: 7560 Group

3. Contents

3.1 Interrupt Source

In the 7560 group, an interrupt is generated by 16 sources among 17 sources : 7 external, 9 internal and 1 software. Since these are vector interrupts with a fixed priority, the higher-priority interrupt is acknowledged first when two or more interrupt are requested during the same sampling. This priority is stabled by hardware, but the priority process can be performed by a program, using the interrupt enable bit and an interrupt disable flag. Table 3.1 shows the Interrupt Sources, Vector Addresses and Interrupt Priority

Table 3.1 Interrupt Sources, Vector Addresses and Interrupt Priority

Interrupt Source	Priority		Vector Addresses (NOTE 1)		Interrupt Request Generating Conditions	Remark
			High	Low		
Reset (NOTE 2)	1	High	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable
INT ₀	2		FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT ₀ input	External interrupt (polarity programmable)
INT ₁	3		FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT ₁ input	External interrupt (polarity programmable)
Receive Serial I/O1	4		FFF7 ₁₆	FFF6 ₁₆	At completion of serial I/O1 data receive	Valid when serial I/O1 is selected
Transmit Serial I/O1	5		FFF5 ₁₆	FFF4 ₁₆	At completion of serial I/O1 transmit shift or when transmit buffer is empty	Valid when serial I/O1 is selected
Timer X	6		FFF3 ₁₆	FFF2 ₁₆	At timer X underflow	
Timer Y	7		FFF1 ₁₆	FFF0 ₁₆	At timer Y underflow	
Timer 2	8		FFEF ₁₆	FFEE ₁₆	At timer 2 underflow	
Timer 3	9		FFED ₁₆	FFEC ₁₆	At timer 3 underflow	
CNTR ₀	10		FFEB ₁₆	FFEA ₁₆	At detection of either rising or falling edge of CNTR ₀ input	External interrupt (polarity programmable)
CNTR ₁	11		FFE9 ₁₆	FFE8 ₁₆	At detection of either rising or falling edge of CNTR ₁ input	External interrupt (polarity programmable)
Timer 1	12		FFE7 ₁₆	FFE6 ₁₆	At timer 1 underflow	
INT ₂	13		FFE5 ₁₆	FFE4 ₁₆	At detection of either rising or falling edge of INT ₂ input	External interrupt (polarity programmable)
Serial I/O2	14		FFE3 ₁₆	FFE2 ₁₆	At completion of serial I/O2 data receive/transmit	Valid when serial I/O2 is selected
Key Input (Key-on wake up)	15		FFE1 ₁₆	FFE0 ₁₆	At falling edge of conjunction of input level for port P2 (at input mode)	External interrupt (valid at falling edge)
ADT	16		FFDF ₁₆	FFDE ₁₆	At falling edge of ADT pin input	Valid when ADT interrupt is selected External interrupt (Valid at falling edge)
A/D Conversion					At completion of A/D conversion	Valid when A/D interrupt is selected
BRK Instruction	17	Low	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

NOTES:

1. Vector addresses contain interrupt jump destination addresses.
2. Reset is not an interrupt. Reset has the higher priority than all interrupts.

3.2 Interrupt Control

The acknowledgement of all interrupts, excluding the BRK instruction, can be controlled by the interrupt request bit, interrupt enable bit and an interrupt disable flag, as described in detail below. Figure 3.1 shows the Interrupt Control Diagram.




Figure 3.1 Interrupt Control Diagram

The interrupt request bit, interrupt enable bit and interrupt disable flag function independently and do not affect each other. An interrupt request is acknowledged when all the following conditions are met.

- Interrupt disable flag "0"
- Interrupt request bit "1"
- Interrupt enable bit "1"

Although the interrupt priority is stabled by hardware, the priority process can be performed by a program using the above bits and flag.

3.2.1 Interrupt Disable Flag

The interrupt disable flag is allocated to the bit 2 in the processor status register. The interrupt disable flag controls the acknowledgement of interrupt request, excluding the BRK instruction. When this flag is set to "1", the acknowledgement of the interrupt request is disabled. When this flag is set to "0", the acknowledgement of the interrupt request is enabled. This flag is set to "1" with the SEI instruction and is set to "0" with the CLI instruction. When an interrupt request is acknowledged, the processor status register is stored and the interrupt disable flag remains "0". After that, this flag is automatically set to "1" and multiple interrupts are disabled. To use multiple interrupts, set this flag to "0" with the CLI instruction within the interrupt routine. The processor status register is returned with the RTI instruction.

3.2.2 Interrupt Request Bit

Once an interrupt request is generated, the applicable interrupt request bit is set to "1" and remains "1" until the interrupt request is acknowledged. When the interrupt request is acknowledged, this bit is automatically set to "0". Each interrupt request bit can be set to "0", but cannot be set to "1" by a program.

3.2.3 Interrupt Enable Bit

The interrupt enable bits control the acknowledgement of the applicable interrupt request. When an interrupt enable bit is set to "0", the acknowledgement of the interrupt request is disabled. If an interrupt request is generated when the interrupt request bit is set to "1", the interrupt request cannot be acknowledged. In this case, unless the interrupt request bit is set to "0" by a program, the interrupt request bit remains "1". When an interrupt enable bit is set to "1", the acknowledgement of the interrupt request is enabled. If an interrupt request is generated when setting the interrupt request bit to "1", the interrupt request is acknowledged (When interrupt disable flag = 0). Each interrupt enable bit can be set to "0" or "1" by a program. Set the interrupt enable bit of the interrupt which is not used to "0".

3.3 Interrupt Operation

When an interrupt request is acknowledged, the contents immediately before the acknowledgement of the interrupt requests of registers shown below are automatically stored into the stack area in the order of (1), (2) and (3).

- (1) High-order contents of program counter (PCH)
- (2) Low-order contents of program counter (PCL)
- (3) Contents of processor status register (PS)

After the contents of the above registers are stored into the stack area, the program will be branched to the jump destination address of the acknowledged interrupt. When the RTI instruction is executed, the contents of the above registers stored into the stack area are returned in the order of (3), (2) and (1) and the routine before the acknowledgement of the interrupt request is continued. Figure 3.2 shows the Interrupt Operation Diagram.




Figure 3.2 Interrupt Operation Diagram

3.3.1 Processing upon Acknowledgement of Interrupt Request

Upon acknowledgement of an interrupt request, the following operations are automatically performed.

- (1) When the process being executed is terminated, the interrupt request is acknowledged.
- (2) The contents of the program counter and the processor status register are stored into the stack area. Figure 3.3 shows the Changes of the Stack Pointer and Program Counter upon Acknowledgement of Interrupt Request.
- (3) At the same time the contents are stored into the stack area, the jump destination address (the beginning address of the interrupt routine) of an acknowledged interrupt is transferred to the program counter from an interrupt vector.
- (4) The interrupt request bit of the acknowledged interrupt is set to “0”. The interrupt disable flag is set to “1” so that multiple interrupts are disabled.
- (5) The interrupt routine is executed.

Therefore, it is necessary to set the stack pointer and the jump destination address in the vector applicable to each interrupt for executing the interrupt routine.




Figure 3.3 Changes of the Stack Pointer and Program Counter upon Acknowledgement of Interrupt Request

3.3.2 Acknowledged Timing of Interrupt Request

Here describes the process until an interrupt routine is executed after an interrupt request is generated. If an interrupt request is generated, an interrupt request is acknowledged after the instruction under execution at the time is terminated, and an interrupt process starts. Figure 3.4 shows the Time up to Execution of Interrupt Routine and Figure 3.8 shows the Timing Chart of Interrupt Process.




Figure 3.4 Time up to Execution of Interrupt Routine




Figure 3.5 Timing Chart of Interrupt Process

3.4 Multiple Interrupts




Figure 3.6 Example of Multiple Interrupts

3.6 CNTRi Interrupt

The CNTRi (i=0, 1) generates an interrupt request by detecting a level change of each CNTRi pin. The CNTRi pins are shared with I/O ports. When using as the CNTRi pin, set the direction register of the sharing port to input mode. Figure 3.8 shows the Relevant Registers Setting.




Figure 3.8 Relevant Registers Setting

3.7 ADT Interrupt

The ADT interrupt generates an interrupt request by detecting the falling edge of the ADT pin. The ADT pin is shared with the I/O pin. When using as the ADT pin, set the direction register of the sharing port to input mode. The interrupt vector address is shared with the A/D conversion interrupt. When using the ADT interrupt, set the interrupt source selection bit (bit 6 in the A/D control register (3416)) to “1”. The falling edge of the ADT pin can be used as an A/D conversion start trigger. When it is not used as an A/D conversion start trigger, set the A/D external trigger valid bit (bit 5 in the A/D control register) to “0”. Figure 3.9 shows the Relevant Registers Setting.




Figure 3.9 Relevant Registers Setting

4. Reference

Data Sheet

7560 Group (A version) Data sheet

7560 Group Data sheet

Before using this material, please visit our website to verify that this is the most updated document available.

Renesas Technology Corporation Semiconductor Home Page

<http://www.renesas.com>

E-mail Support

E-mail: support_apl@renesas.com

REVISION HISTORY	7560 Group Interrupt
------------------	----------------------

Rev.	Date	Description	
		Page	Summary
1.00	Dec 01, 2004	-	First Edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.