To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

7542 Group
List of Registers

1. Abstract

This documents describes the 7542 Group registers.

2. Introduction

The registers described in this document are applied to the following:

MCU: 7542 Group

3. Register Configuration

The following shows an example of a control register configuration diagram in this application note, and the definitions of the symbols and terms used in the diagram.



..... register (....)

[Address ....h]

b	Name	Function	*2 After Reset	*3 RW
0	.....bits	0 0: 0 1:	0	RW
1		1 0: ..... 1 1: Not available	0	RW
2	.....bit	0: 1:	0	RW
3	When read, the content is 0. If necessary, set to 0.		0	RO
4	When read, the content is undefined. If necessary, set to 0.		Undefined	-
5	Set to 0.		0	R/W
6	.....flag	0: 1:	0	RW
7	.....bit	0: 1:	0	RW

*1

Blank	: Set to 0 or 1 according to the application.
0	: Set to 0.
1	: Set to 1.
×	: This bit is not used in the specific mode or state. Set to either 0 or 1.
	: Nothing is assigned.

*2

0	: 0 after reset
1	: 1 after reset
Undefined	: Undefined after reset

*3

RW	: Read and Write.
RO	: Read only. When written, the content depends on each bit.
WO	: Write only. When read, the content is undefined.
-	: When read, the content is undefined. When written, the content depends on each bit.

4. List of Registers

Port Pi register

b7 b6 b5 b4 b3 b2 b1 b0

Port Pi register (Pi) (i = 0, 2, 3)

[Addresses 00h, 04h, 06h]

b	Name	Function	After Reset	RW
0	Port Pi_0	•In output mode Write: Port latch Read: Port latch •In input mode Write: Port latch Read: Pin value	Undefined	RW
1	Port Pi_1		Undefined	RW
2	Port Pi_2		Undefined	RW
3	Port Pi_3		Undefined	RW
4	Port Pi_4		Undefined	RW
5	Port Pi_5		Undefined	RW
6	Port Pi_6		Undefined	RW
7	Port Pi_7		Undefined	RW

Note: Nothing is assigned in the following bits in the 32-pin version.
Port P2: Bits 6 and 7
Port P3: Bits 5 and 6

Fig. 4.1 Configuration of Port Pi register (i = 0, 2, 3)

Port Pi direction register

b7 b6 b5 b4 b3 b2 b1 b0

Port Pi direction register (PiD) (i = 0, 2, 3)

[Addresses 01h, 05h, 07h]

b	Name	Function	After Reset	RW
0	Port Pi_0 direction register	0: Input mode 1: Output mode	0	WO
1	Port Pi_1 direction register	0: Input mode 1: Output mode	0	WO
2	Port Pi_2 direction register	0: Input mode 1: Output mode	0	WO
3	Port Pi_3 direction register	0: Input mode 1: Output mode	0	WO
4	Port Pi_4 direction register	0: Input mode 1: Output mode	0	WO
5	Port Pi_5 direction register	0: Input mode 1: Output mode	0	WO
6	Port Pi_6 direction register	0: Input mode 1: Output mode	0	WO
7	Port Pi_7 direction register	0: Input mode 1: Output mode	0	WO

Notes 1: In the port set to output mode, the pull-up control bit is disabled and the pull-up resistor is not connected.
2: The $P2_6/AN_6$, $P2_7/AN_7$, $P3_5$ and $P3_6$ functions are not available in the 32-pin version. Make settings as follows:
• Select $P3_3$ for the INT1 function.
• Set the direction registers of ports $P2_6$ and $P2_7$ to output.
• Set the direction registers of ports $P3_5$ and $P3_6$ to output.

Fig. 4.2 Configuration of Port Pi direction register (i = 0, 2, 3)

Port P1 register



Port P1 register (P1)

[Address 02h]

b	Name	Function	After Reset	RW
0	Port $P1_0$	•In output mode Write: Port latch	Undefined	RW
1	Port $P1_1$	Read: Port latch or	Undefined	RW
2	Port $P1_2$	peripheral function output (Note)	Undefined	RW
3	Port $P1_3$	•In input mode Write: Port latch	Undefined	RW
4	Port $P1_4$	Read: Pin value	Undefined	RW
5	When read, the content is undefined. If necessary, set to 0.		Undefined	-
6			Undefined	-
7			Undefined	-

Note: When the shared output function is selected for $P1_4$/$CNTR_0$, the output value is read.

Fig. 4.3 Configuration of Port P1 register

Port P1 direction register



Port P1 direction register (P1D)

[Address 03h]

b	Name	Function	After Reset	RW
0	Port $P1_0$ direction register	0: Input mode 1: Output mode	0	WO
1	Port $P1_1$	0: Input mode 1: Output mode	0	WO
2	Port $P1_2$	0: Input mode 1: Output mode	0	WO
3	Port $P1_3$	0: Input mode 1: Output mode	0	WO
4	Port $P1_4$	0: Input mode 1: Output mode	0	WO
5	When read, the content is undefined. If necessary, set to 0.		Undefined	-
6			Undefined	-
7			Undefined	-

Fig. 4.4 Configuration of Port P1 direction register

Interrupt source set register



Interrupt source set register (INTSET)

[Address 0Ah]

b	Name	Function	After Reset	RW
0	Key-on wakeup interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
1	UART1 bus collision interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
2	A/D conversion interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
3	Timer 1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5			0	RO
6			0	RO
7			0	RO

Fig. 4.5 Configuration of Interrupt source set register

Interrupt source discrimination register



Interrupt source discrimination register (INTDIS)

[Address 0Bh]

b	Name	Function	After Reset	RW
0	Key-on wakeup interrupt discrimination bit	0: No interrupt request 1: Interrupt requested	0	RW
1	UART1 bus collision interrupt discrimination bit	0: No interrupt request 1: Interrupt requested	0	RW
2	A/D conversion interrupt discrimination bit	0: No interrupt request 1: Interrupt requested	0	RW
3	Timer 1 interrupt	0: No interrupt request 1: Interrupt requested	0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5			0	RO
6			0	RO
7			0	RO

Note: Use the LDM instruction to clear the interrupt discrimination bit.
LDM #$0n, $0B
Set the following values to n.
0: Interrupt discrimination bit to be cleared
1: Other interrupt discrimination bits
Ex.) When the key-on wakeup interrupt discrimination bit is cleared;
LDM #00001110B, $0B.

Fig. 4.6 Configuration of Interrupt source discrimination register

Capture register i (low-order)

b7 b6 b5 b4 b3 b2 b1 b0

Capture register i (CAPiL) (i = 0, 1)

[Addresses 0Ch, 0Eh]

b	Name	Function	After Reset	RW
0		• The capture register i (CAPiL) is used to read the timer count value (low-order) by capture input. • Reading from the register for each channel is controlled by setting the value of the capture register read pointer. Reading from each register is in the following order; 1. Set the value of the corresponded input capture channel to the capture register read pointer. 2. Read from the capture register (low-order) and the capture register (high-order). • If a capture trigger is input while the capture registers (low-order/high-order) are read, their values result in values captured at different timings. The results should be compared by reading multiple times via software.	Undefined	RO
1			Undefined	RO
2			Undefined	RO
3			Undefined	RO
4			Undefined	RO
5			Undefined	RO
6			Undefined	RO
7			Undefined	RO

Fig.4.7 Configuration of Capture register i (low-order)

Capture register i (high-order)

b7 b6 b5 b4 b3 b2 b1 b0

Capture register i (CAPiH) (i = 0, 1)

[Addresses 0Dh, 0Fh]

b	Name	Function	After Reset	RW
0		• The capture register i (CAPiH) is used to read the timer count value (high-order) by capture input. • Reading from the register for each channel is controlled by setting the value of the capture register read pointer. Reading from each register is in the following order; 1. Set the value of the corresponded input capture channel to the capture register read pointer. 2. Read from the capture register (low-order) and the capture register (high-order). • If a capture trigger is input while the capture registers (low-order/high-order) are read, their values result in values captured at different timings. The results should be compared by reading multiple times via software.	Undefined	RO
1			Undefined	RO
2			Undefined	RO
3			Undefined	RO
4			Undefined	RO
5			Undefined	RO
6			Undefined	RO
7			Undefined	RO

Fig.4.8 Configuration of Capture register i (high-order)

Compare register (low-order)

b7 b6 b5 b4 b3 b2 b1 b0

Compare register (CMPL)

[Address 10h]

b	Name	Function	After Reset	RW
0	• The compare register (CMPL) is used to set the timer count value (low-order) by compare output. • Writing to the register for each channel is controlled by the setting value of the compare register write pointer. Write to each register in the following order: 1. Set the value of corresponded output compare channel to the compare register write pointer. 2. Write a value to the compare register (low-order) and compare register (high-order).		0	WO
1			0	WO
2			0	WO
3			0	WO
4			0	WO
5			0	WO
6			0	WO
7			0	WO

Notes 1: When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
2: Do not write the same value to both compare latch x0 and x1 (x = 0, 1, 2, 3).
3: When the setting value of the compare latch is larger than the timer setting value, no compare match signal is generated. This allows the output waveform to be fixed to "L" or "H" level.
However, when the setting value of another compare latch is smaller than the timer setting value, the compare match signal is generated so that the compare match interrupt occurs.

Fig.4.9 Configuration of Compare register (low-order)

Compare register (high-order)

b7 b6 b5 b4 b3 b2 b1 b0

Compare register (CMPH)

[Address 11h]

b	Name	Function	After Reset	RW
0	• The compare register (CMPH) is used to set the timer count value (high-order) by compare output. • Writing to the register for each channel is controlled by the setting value of the compare register write pointer. Write to each register in the following order: 1. Set the value of corresponded output compare channel to the compare register write pointer. 2. Write a value to the compare register (low-order) and compare register (high-order).		0	WO
1			0	WO
2			0	WO
3			0	WO
4			0	WO
5			0	WO
6			0	WO
7			0	WO

Notes 1: When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
2: Do not write the same value to compare latch x0 and x1 (x = 0, 1, 2, 3).
3: When the setting value of the compare latch is larger than the timer setting value, no compare match signal is generated. This allows the output waveform to be fixed to "L" or "H" level.
However, when the setting value of another compare latch is smaller than the timer setting value, the compare match signal is generated so that the compare match interrupt occurs.

Fig.4.10 Configuration of Compare register (high-order)

Capture/compare register R/W pointer

b7 b6 b5 b4 b3 b2 b1 b0
0 0 0

Capture/compare register R/W pointer (CCRP)

[Address 12h]

b	Name	Function	After Reset	RW
0	Compare register R/W	b2 b1 b0 0 0 0: Compare latch 00 0 0 1: Compare latch 01 0 1 0: Compare latch 10 0 1 1: Compare latch 11 1 0 0: Compare latch 20 1 0 1: Compare latch 21 1 1 0: Compare latch 30 1 1 1: Compare latch 31	0	RW
1			0	RW
2			0	RW
3	When read, the content is 0. If necessary, set to 0.		0	RO
4	Capture register 0 R/W	0: Capture latch 00 1: Capture latch 01	0	RW
5	Capture register 1 R/W	0: Capture latch 10 1: Capture latch 11	0	RW
6	When read, the content is 0. If necessary, set to 0.		0	RO
7			0	RO

Fig. 4.11 Configuration of Capture/compare register R/W pointer

Capture software trigger register

b7 b6 b5 b4 b3 b2 b1 b0
0 0 0 0

Capture software trigger register (CSTR)

[Address 13h]

b	Name	Function	After Reset	RW
0	Capture latch 00 software trigger bit	Each software trigger occurs by setting 1 to corresponding bit. (When read, the content is 0.)	0	RW
1	Capture latch 01 software trigger bit		0	RW
2	Capture latch 10 software trigger bit		0	RW
3	Capture latch 11 software trigger bit		0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5			0	RO
6			0	RO
7			0	RO

Note: The value of the capture x status bit is undefined when the input capture is performed simultaneously to the two capture latches (x0 and x1) in the same channel as follows:
- 1 is written to the capture latch y software trigger bit of the capture latches (x0 and x1) at the same time, or
- 1 is written to the capture latch y software trigger bit of one of the capture latches (x0 or x1) and an external trigger is input to the other capture latch at the same time (x = 0 or 1, y = 00, 01, 10, 11).

Fig. 4.12 Configuration of Capture software trigger register

Compare register re-load register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0				

Compare register re-load register (CMPR)

[Address 14h]

b	Name	Function	After Reset	RW
0	Compare latch 00, 01 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
1	Compare latch 10, 11 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
2	Compare latch 20, 21 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
3	Compare latch 30, 31 re-load bit	0: Re-load disabled 1: Re-load at next underflow	0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5			0	RO
6			0	RO
7			0	RO

Note: When 1 is set to the compare latch y re-load bit, the value set in the compare register is loaded to the compare latch corresponding to each channel at the next timer underflow (y = 00, 01, 10, 11, 20, 21, 30, 31).

Fig. 4.13 Configuration of Compare register re-load register

Port P0P3 drive capacity control register

b7	b6	b5	b4	b3	b2	b1	b0

Port P0P3 drive capacity control register (DCCR)

[Address 15h]

b	Name	Function	After Reset	RW
0	Port $P0_0$ drive capacity bit	0: Low 1: High	0	RW
1	Port $P0_1$, $P0_2$ drive capacity	0: Low 1: High	0	RW
2	Port $P0_3$-$P0_7$ drive capacity	0: Low 1: High	0	RW
3	Port $P3_0$ drive capacity bit	0: Low 1: High	0	RW
4	Port $P3_1$, $P3_2$ drive capacity	0: Low 1: High	0	RW
5	Port $P3_3$ drive capacity bit	0: Low 1: High	0	RW
6	Port $P3_4$, $P3_5$ drive capacity	0: Low 1: High	0	RW
7	Port $P3_6$, $P3_7$ drive capacity	0: Low 1: High	0	RW

Notes 1: The maximum number of available ports (drive capacity: High) is eight.
2: The $P3_5$ and $P3_6$ functions are not available in the 32-pin version.

Fig. 4.14 Configuration of Port P0P3 drive capacity control register

Pull-up control register

b7 b6 b5 b4 b3 b2 b1 b0

Pull-up control register (PULL)

[Address 16h]

b	Name	Function	After Reset	RW
0	$P0_0$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
1	$P0_1$, $P0_2$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
2	$P0_3$-$P0_7$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
3	$P3_0$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
4	$P3_1$, $P3_2$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
5	$P3_3$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
6	$P3_4$, $P3_5$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW
7	$P3_6$, $P3_7$ pull-up control bit	0: Pull-up Off 1: Pull-up On	0	RW

Notes 1: The pin set to output mode is disconnected from pull-up control.
2: The $P3_5$ and $P3_6$ functions are not available in the 32-pin version.

Fig. 4.15 Configuration of Pull-up control register

Port P1P3 control register

b7 b6 b5 b4 b3 b2 b1 b0

0 0 0 0 0

Port P1P3 control register (P1P3C)

[Address 17h]

b	Name	Function	After Reset	RW
0	$P3_7$/INT_0 input level selection bit	0: CMOS level 1: TTL level	0	RW
1	$P3_6$/INT_1 input level selection bit	0: CMOS level 1: TTL level	0	RW
2	$P1_0$,$P1_2$,$P1_3$ input level selection bit	0: CMOS level 1: TTL level	0	RW
3	When read, the content is 0. If necessary, set to 0.		0	RO
4			0	RO
5			0	RO
6			0	RO
7			0	RO

Note: Do not change the setting 0 (initial value) of the $P3_6$/INT1 input level selection bit in the 32-pin version.

Fig. 4.16 Configuration of Port P1P3 control register

Transmit buffer register 1



Transmit buffer register 1 (TB1)

[Address 18h]

b	Function	After Reset	RW
0	The transmission data is written to this buffer register.	Undefined	WO
1	Write transmission data to this register.	Undefined	WO
2		Undefined	WO
3		Undefined	WO
4		Undefined	WO
5		Undefined	WO
6		Undefined	WO
7		Undefined	WO

Note: This register is assigned to the same address as the receive buffer register. Unreadable.

Receive buffer register 1



Receive buffer register 1 (RB1)

[Address 18h]

b	Function	After Reset	RW
0	The receive data is read from this buffer register.	Undefined	RO
1	Read receive data from this register.	Undefined	RO
2		Undefined	RO
3		Undefined	RO
4		Undefined	RO
5		Undefined	RO
6		Undefined	RO
7		Undefined	RO

Note: This register is assigned to the same address as the transmit buffer register. Unwritable.

Fig.4.17 Configuration of Transmit buffer register 1/Receive buffer register 1

Serial I/O1 status register

b7 b6 b5 b4 b3 b2 b1 b0

1 | | | | | | | |

Serial I/O1 status register (SIO1STS)

[Address 19h]

b	Name	Function	After Reset	RW
0	Transmit buffer empty flag (TBE)	0: Buffer full 1: Buffer empty	0	RO
1	Receive buffer full flag (RBF) (Note 1, 2)	0: Buffer empty 1: Buffer full	0	RO
2	Transmit shift completion flag (TSC)	0: Transmit shift in progress 1: Transmit shift completed	0	RO
3	Overrun error flag (OE) (Note 3)	0: No error 1: Overrun error	0	RO
4	Parity error flag (PE) (Note 3)	0: No error 1: Parity error	0	RO
5	Parity error flag (FE) (Note 3)	0: No error 1: Framing error	0	RO
6	Summing error flag (SE) (Note 3)	0: (OE)U(PE)U(FE) = 0 1: (OE)U(PE)U(FE) = 1	0	RO
7	When read, the content is 1. If necessary, set to 1.		1	RO

Notes 1: If necessary, set to 0.
2: This flag is cleared to 0 by reading the receive buffer register.
3: This flag is cleared to 0 by writing to this register. If necessary, set to 0.

Fig. 4.18 Configuration of Serial I/O1 status register

Serial I/O1 control register

b7 b6 b5 b4 b3 b2 b1 b0

| | | | | | | | |

Serial I/O1 control register (SIO1CON)

[Address 1Ah]

b	Name	Function	After Reset	RW
0	BRG count source selection bit (CSS)	0: f(X_{IN}) 1: f(X_{IN})/4	0	RW
1	Serial I/O1 synchronous clock selection bit (SCS)	0: BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected. 1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is selected.	0	RW
2	$\overline{SRDY1}$ output enable bit (SRDY)	0: Out put disabled (P13 pin as I/O port) 1: Output enabled (P13 pin as $\overline{SRDY1}$ output pin)	0	RW
3	Transmit interrupt source selection bit (TIC)	0: Interrupt when transmit buffer has emptied (TBE = 1) 1: Interrupt when transmit shift operation is completed (TSC = 1)	0	RW
4	Transmit enable bit (TE)	0: Transmit disabled 1: Transmit enabled	0	RW
5	Receive enable bit (RE)	0: Receive disabled 1: Receive enabled	0	RW
6	Serial I/O1 mode selection bit (SIOM)	0: Clock asynchronous (UART) serial I/O 1: Clock synchronous serial I/O	0	RW
7	Serial I/O1 enable bit (SIOE)	0: Serial I/O1 disabled (pins $P1_0$ to $P1_3$ as I/O pins) 1: Serial I/O1 enabled (pins $P1_0$ to $P1_3$ as serial I/O pins)	0	RW

Fig. 4.19 Configuration of Serial I/O1 control register

UART1 control register

b7 b6 b5 b4 b3 b2 b1 b0

1	1	1					

UART1 control register (UART1CON)

[Address 1Bh]

b	Name	Function	After Reset	RW
0	Character length selection bit (CHAS)	0: 8 bits 1: 7 bits	0	RW
1	Parity enable bit (PARE)	0: Parity check disabled 1: Parity check enabled	0	RW
2	Parity selection bit (PARS)	0: Even parity 1: Odd parity	0	RW
3	Stop bit length selection bit (STPS)	0: 1 stop bit 1: 2 stop bits	0	RW
4	$P1_1$/TXD_1 P-channel output disable bit (POFF)	0: CMOS output (in output mode) 1: N-channel open drain output (in output mode) In input mode, this bit is disabled.	0	RW
5	When read, the content is 1. If necessary, set to 1.		1	RO
6			1	RO
7			1	RO

Fig. 4.20 Configuration of UART1 control register

Baud rate generator 1

b7 b6 b5 b4 b3 b2 b1 b0

Baud rate generator 1 (BRG1)

[Address 1Ch]

b	Name	Function	After Reset	RW
0	Set the divided value of the BRG count source.		Undefined	RW
1	The baud rate generator divides the frequency of the count source by		Undefined	RW
2	1/(n+1), where n is the value written to the baud rate generator.		Undefined	RW
3			Undefined	RW
4			Undefined	RW
5			Undefined	RW
6			Undefined	RW
7			Undefined	RW

Note: Write to this register only while transmit/receive operation is stopped.

Fig.4.21 Configuration of Baud rate generator 1

Timer A, B mode register

b7 b6 b5 b4 b3 b2 b1 b0

0 0

Timer A, B mode register (TABM)

[Address 1Dh]

b	Name	Function	After Reset	RW
0	Timer A write control bit	0: Write to latch and timer simultaneously 1: Write to only latch	0	RW
1	Timer A count stop bit	0: Count start 1: Count stop	0	RW
2	Timer B write control bit	0: Write to latch and timer simultaneously 1: Write to only latch	0	RW
3	Timer B count stop bit	0: Count start 1: Count stop	0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5			0	RO
6	Compare 0, 1 modulation mode bit	0: Disabled 1: Enabled	0	RW
7	Compare 2, 3 modulation mode bit	0: Disabled 1: Enabled	0	RW

Note: When the timer A (B) write control bit is set to 1 "write to only latch", written data to timer register is set to only the latch even if the timer is stopped. To set the initial value to the timer while it is stopped, set the timer A (B) write control bit to 0 "write to latch and timer simultaneously" beforehand.

Fig.4.22 Configuration of Timer A, B mode register

Capture/Compare port register

b7 b6 b5 b4 b3 b2 b1 b0

0

Capture/Compare port register (CCPR)

[Address 1Eh]

b	Function		After Reset	RW
0	Capture 0 input port bits	b1 b0 0 0: Capture from $P0_0$ 0 1: Capture from $P1_0$ 1 0: Ring/512 1 1: Not available	0	RW
1			0	RW
2	Compare 0 output port bit	0: $P0_1$ is I/O port 1: $P0_1$ is Compare 0	0	RW
3	Compare 1 output port bit	0: $P0_2$ is I/O port 1: $P0_2$ is Compare 1	0	RW
4	Capture 1 input port bit	0: Capture from $P3_0$ 1: Ring/512	0	RW
5	Compare 2 output port bit	0: $P3_1$ is I/O port 1: $P3_1$ is Compare 2	0	RW
6	Compare 3 output port bit	0: $P3_2$ is I/O port 1: $P3_2$ is Compare 3	0	RW
7	When read, the content is 0. If necessary, set to 0.		0	RO

Fig.4.23 Configuration of Capture/Compare port register

Timer source selection register



Timer source selection register (TMSR)

[Address 1Fh]

b	Name	Function	After Reset	RW
0	Compare 0 timer source bit	0: Timer A 1: Timer B	0	RW
1	Compare 1 timer source bit	0: Timer A 1: Timer B	0	RW
2	Compare 2 timer source bit	0: Timer A 1: Timer B	0	RW
3	Compare 3 timer source bit	0: Timer A 1: Timer B	0	RW
4	Capture 0 timer source bit	0: Timer A 1: Timer B	0	RW
5	Capture 1 timer source bit	0: Timer A 1: Timer B	0	RW
6	When read, the content is 0. If necessary, set to 0.		0	RO
7			0	RO

Notes 1: Timer A cannot be used as the capture input source timer in the following:
CPU operating clock source: X_{IN} oscillation
Timer A count source: On-chip oscillator output
2: Timer B cannot be used as the capture input source timer in the following:
CPU operating clock source: X_{IN} oscillation
Timer B count source: Timer A underflow
Timer A count source: On-chip oscillator output

Fig.4.24 Configuration of Timer source selection register

Capture mode register



Capture mode register (CAPM)

[Address 20h]

b	Function		After Reset	RW
0	Capture 0 interrupt edge selection bits	b1 b0 0 0: Rising and falling edge 0 1: Rising edge 1 0: Falling edge 1 1: Not available	0	RW
1			0	RW
2	Capture 1 interrupt edge selection bits	b3 b2 0 0: Rising and falling edge 0 1: Rising edge 1 0: Falling edge 1 1: Not available	0	RW
3			0	RW
4	Capture 0 noise filter clock selection bits	b5 b4 0 0: No filter 0 1: f(X_{IN}) 1 0: f(X_{IN})/8 1 1: f(X_{IN})/32	0	RW
5			0	RW
6	Capture 1 noise filter clock selection bits	b7 b6 0 0: No filter 0 1: f(X_{IN}) 1 0: f(X_{IN})/8 1 1: f(X_{IN})/32	0	RW
7			0	RW

Notes 1: When setting the interrupt edge selection bit and noise filter clock selection bit of the external interrupt CAP0, CAP1, the interrupt request bit may be set to 1.
If no interrupt synchronized with these settings is necessary,
perform the following procedure:
(1) Set the corresponding interrupt enable bit to 0 (disabled).
(2) Set the interrupt edge selection bit or noise filter clock selection bit.
(3) Set the corresponding interrupt request bit to 0 after one or more instructions have been executed.
(4) Set the corresponding interrupt enable bit to 1 (enabled).
2: When the capture interrupt is used as the interrupt for return from stop mode, set the capture x noise filter clock selection bits to 00 "no filter" (x = 0 or 1).

Fig.4.25 Configuration of Capture mode register

Compare output mode register

b7 b6 b5 b4 b3 b2 b1 b0

Compare output mode register (CMOM)

[Address 21h]

b	Name	Function	After Reset	RW
0	Compare 0 output level latch	0: Positive 1: Negative	0	RW
1	Compare 1 output level latch	0: Positive 1: Negative	0	RW
2	Compare 2 output level latch	0: Positive 1: Negative	0	RW
3	Compare 3 output level latch	0: Positive 1: Negative	0	RW
4	Compare 0 trigger enable bit	0: Disabled 1: Enabled	0	RW
5	Compare 1 trigger enable bit	0: Disabled 1: Enabled	0	RW
6	Compare 2 trigger enable bit	0: Disabled 1: Enabled	0	RW
7	Compare 3 trigger enable bit	0: Disabled 1: Enabled	0	RW

Note: When the compare x trigger enable bit is cleared to 0 (disabled), a match trigger to the waveform output circuit is disabled, and the output waveform can be fixed to "L" or "H" level. However, a compare match signal is generated even in this condition, allowing a compare match interrupt to occur (x = 0, 1, 2, 3).

Fig.4.26 Configuration of Compare output mode register

Capture/Compare status register

b7 b6 b5 b4 b3 b2 b1 b0

0 0

Capture/Compare status register (CCSR)

[Address 22h]

b	Function		After Reset	RW
0	Compare 0 output status bit	0: "L" level output 1: "H" level output	0	RW
1	Compare 1 output status bit	0: "L" level output 1: "H" level output	0	RW
2	Compare 2 output status bit	0: "L" level output 1: "H" level output	0	RW
3	Compare 3 output status bit	0: "L" level output 1: "H" level output	0	RW
4	Capture 0 status bit	0: Latch 00 captured 1: Latch 01 captured	0	RW
5	Capture 1 status bit	0: Latch 10 captured 1: Latch 11 captured	0	RW
6	When read, the content is 0. If necessary, set to 0.		0	RO
7			0	RO

Note: The compare output status ("H"/"L" level) can be confirmed by reading the compare x output status bit (x = 0, 1, 2, 3).

Fig.4.27 Configuration of Capture/Compare status register

Compare interrupt source register



Compare interrupt source register (CISR)

[Address 23h]

b	Name	Function	After Reset	RW
0	Compare latch 00 interrupt source bit	0: Disabled 1: Enabled	0	RW
1	Compare latch 01 interrupt source bit	0: Disabled 1: Enabled	0	RW
2	Compare latch 10 interrupt source bit	0: Disabled 1: Enabled	0	RW
3	Compare latch 11 interrupt source bit	0: Disabled 1: Enabled	0	RW
4	Compare latch 20 interrupt source bit	0: Disabled 1: Enabled	0	RW
5	Compare latch 21 interrupt source bit	0: Disabled 1: Enabled	0	RW
6	Compare latch 30 interrupt source bit	0: Disabled 1: Enabled	0	RW
7	Compare latch 31 interrupt source bit	0: Disabled 1: Enabled	0	RW

Note: A compare output interrupt can be generated when the values of the compare latch and the timer count match.
An interrupt request signal from each compare latch can be disabled or enabled by setting the compare latch y interrupt source bit (y = 00, 01, 10, 11, 20, 21, 30, 31).

Fig.4.28 Configuration of Compare interrupt source register

Timer A high-order register, Timer A low-order register

b7 b6 b5 b4 b3 b2 b1 b0

Timer A high-order register (TAH), Timer A low-order register (TAL)

[Addresses 25h, 24h]

b	Name	Function	After Reset	RW
0	Set the timer A count value.		1	RW
1	[Write]		1	RW
2	Writing to "latch only" or "latch and timer A" can be selected by		1	RW
3	the setting value of the timer A write control bit.		1	RW
4	Write to the both registers in the order from TAL to TAH.		1	RW
5	[Read]		1	RW
6	The timer A count value is read by reading these registers.		1	RW
7	Read from the both registers in the order from TAL to TAH.		1	RW

Note: Write to/read from timer A while it is stopped in the following:
- CPU operating clock source: XIN oscillation
- Timer A count source: On-chip oscillator output

Fig.4.29 Configuration of Timer A high-order register, Timer A low-order register

Timer B high-order register, Timer B low-order register

b7 b6 b5 b4 b3 b2 b1 b0

Timer B high-order register (TBH), Timer B low-order register (TBL)

[Addresses 27h, 26h]

b	Name	Function	After Reset	RW
0	Set the timer B count value.		1	RW
1	[Write]		1	RW
2	Writing to "latch only" or "latch and timer B" can be selected by		1	RW
3	the setting value of the timer B write control bit.		1	RW
4	Write to the both registers in the order from TBL to TBH.		1	RW
5	[Read]		1	RW
6	The count value of timer B is read by reading this register.		1	RW
7	Read from the both registers in the order from TBH to TBL.		1	RW

Note: Write to/read from timer B while it is stopped in the following:
- CPU operating clock source: XIN oscillation
- Timer B count source: Timer A underflow
- Timer A count source: On-chip oscillator output

Fig.4.30 Configuration of Timer B high-order register, Timer B low-order register

Prescaler 1

b7 b6 b5 b4 b3 b2 b1 b0

Prescaler 1 (PRE1)

[Address 28h]

b	Name	Function	After Reset	RW
0	Set the prescaler 1 count value.		1	RW
1	[Write]		1	RW
2	Write data to both the timer 1 latch and timer 1 simultaneously.		1	RW
3	[Read]		1	RW
4	The count value of prescaler 1 is read by reading this register.		1	RW
5			1	RW
6			1	RW
7			1	RW

Fig.4.31 Configuration of Prescaler 1

Timer 1 register

b7 b6 b5 b4 b3 b2 b1 b0

Timer 1 register (T1)

[Address 29h]

b	Function	After Reset	RW
0	Set the timer 1 count value.	1	RW
1	[Write]	0	RW
2	Write data to both the timer 1 latch and timer 1 simultaneously.	0	RW
3	[Read]	0	RW
4	The count value of timer 1 is read by reading this register.	0	RW
5		0	RW
6		0	RW
7		0	RW

Fig.4.32 Configuration of Timer 1 register

Timer count source set register

b7 b6 b5 b4 b3 b2 b1 b0

Timer count source set register (TCSS)

[Address 2Ah]

b	Name	Function	After Reset	RW
0	Timer X count source selection bits	b1b0 0 0: f(XIN)/16 0 1: f(XIN)/2 1 0: f(XIN) (Note 1) 1 1: Not available	0	RW
1			0	RW
2	Timer A count source selection bits	b4 b3 b2 0 0 0: f(XIN)/16 0 0 1: f(XIN)/2 0 1 0: f(XIN)/32 0 1 1: f(XIN)/64 1 0 0: f(XIN)/128 1 0 1: f(XIN)/256 1 1 0: On-chip oscillator output (Note 2) 1 1 1: Not available	0	RW
3			0	RW
4			0	RW
5	Timer B count source selection bits	b7 b6 b5 0 0 0: f(XIN)/16 0 0 1: f(XIN)/2 0 1 0: f(XIN)/32 0 1 1: f(XIN)/64 1 0 0: f(XIN)/128 1 0 1: f(XIN)/256 1 1 0: Timer A underflow 1 1 1: Not available	0	RW
6			0	RW
7			0	RW

Notes 1: f(XIN) can be selected as the timer X count source when a ceramic or on-chip oscillator is used. Do not select f(X_{IN}) when an RC oscillator is used.

2: The on-chip oscillator is used as the count source by setting the oscillation enabled by the on-chip oscillation control bit (bit 3) in the CPU mode register (CPUM).

Fig.4.33 Configuration of Timer count source set register

Timer X mode register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0					

Timer X mode register (TXM)

[Address 2B16]

b	Name	Function	After reset	RW
0	Timer X operating mode bits	b1 b0 0 0: Timer mode 0 1: Pulse output mode 1 0: Event counter mode 1 1: Pulse width measurement mode	0	RW
1			0	RW
2	CNTR0 active edge switch bit	The function depends on the operating mode of Timer X. (Refer to Table 4.1.)	0	RW
3	Timer X count stop bit	0: Count start 1: Count stop	0	RW
4	P03/TXOUT output enable bit	0: Output disabled (I/O port) 1: Output enabled (inverted CNTR0 output)	0	RW
5	When read, the content is 0. If necessary, set to 0.		0	RO
6			0	RO
7			0	RO

Note: When setting the CNTR0 active edge switch bit, the interrupt request bit may be set to 1.
If no interrupt synchronized with this setting is necessary,
perform the following procedure:
(1) Set the corresponding interrupt enable bit to 0 (disabled).
(2) Set the active edge switch bit.
(3) Set the corresponding interrupt request bit to 0 after 1 or more instructions have been executed.
(4) Set the corresponding interrupt enable bit to 1 (enabled).

Fig.4.34 Configuration of Timer X mode register

Table 4.2 CNTR0 active edge switch bit function

Timer X operation mode	Set value	Timer function selection	CNTR0 interrupt request occurrence source
Timer mode	0	—	CNTR0 input signal falling edge (no influence on timer count)
	1	—	CNTR0 input signal rising edge (no influence on timer count)
Pulse output mode	0	Pulse output start from "H"	Output signal falling edge
	1	Pulse output start from "L"	Output signal rising edge
Event counter mode	0	Count at rising edge	Input signal falling edge
	1	Count at falling edge	Input signal rising edge
Pulse width measurement mode	0	Measure "H" pulse width	Input signal falling edge
	1	Measure "L" pulse width	Input signal rising edge

Prescaler X



Prescaler X (PREX)

[Address 2Ch]

b	Name	Function	After reset	RW
0	Set the prescaler X count value.		1	RW
1	[Write]		1	RW
2	The setting value of this register is written to both		1	RW
3	prescaler X and the prescaler X latch.		1	RW
4	[Read]		1	RW
5	The count value of prescaler X is read by reading this register.		1	RW
6			1	RW
7			1	RW

Fig.4.35 Configuration of Prescaler X

Timer X register



Timer X register (TX)

[Address 2Dh]

b	Function	After reset	RW
0	Set the timer X count value.	1	RW
1	[Write]	1	RW
2	The setting value of this register is written to both	1	RW
3	timer X and the timer X latch.	1	RW
4	[Read]	1	RW
5	The count value of timer X is read by reading this register.	1	RW
6		1	RW
7		1	RW

Fig.4.36 Configuration of Timer X register

Transmit buffer register 2

b7 b6 b5 b4 b3 b2 b1 b0

Transmit buffer register 2 (TB2)

[Address 2Eh]

b	Function	After reset	RW
0	The transmission data is written to this buffer register.	Undefined	WO
1	Write transmission data to this register.	Undefined	WO
2		Undefined	WO
3		Undefined	WO
4		Undefined	WO
5		Undefined	WO
6		Undefined	WO
7		Undefined	WO

Note: This register is assigned to the same address as the receive buffer register. Unreadable.

Receive buffer register 2

b7 b6 b5 b4 b3 b2 b1 b0

Receive buffer register 2 (RB2)

[Address 2Eh]

b	Function	After Reset	RW
0	The receive data is read from this buffer register.	Undefined	RO
1	Read receive data from this register.	Undefined	RO
2		Undefined	RO
3		Undefined	RO
4		Undefined	RO
5		Undefined	RO
6		Undefined	RO
7		Undefined	RO

Note: This register is assigned to the same address as the receive buffer register. Unwritable.

Fig.4.37 Configuration of Transmit buffer register 2/Receive buffer register 2

Serial I/O2 status register



Serial I/O2 status register (SIO2STS)

[Address 2Fh]

b	Name	Function	After Reset	RW
0	Transmit buffer empty flag (TBE) (Note 1)	0: Buffer register full 1: Buffer register empty	0	RO
1	Receive buffer full flag (RBF) (Notes 1, 2)	0: Buffer register empty 1: Buffer register full	0	RO
2	Transmit shift completion flag (TSC)(Note1)	0: Transmit shift in progress 1: Transmit shift completed	0	RO
3	Overrun error flag (OE) (Note 3)	0: No error 1: Overrun error	0	RO
4	Parity error flag (PE) (Note 3)	0: No error 1: Parity error	0	RO
5	Framing error flag (FE) (Note 3)	0: No error 1: Framing error	0	RO
6	Summing error flag (SE) (Note 3)	0: (OE)U(PE)U(FE) = 0 1: (OE)U(PE)U(FE) = 1	0	RO
7	When read, the content is 1. If necessary, set to 1.		1	RO

Notes 1: If necessary, set to 0.
2: This bit is set to 0 by reading the receive buffer register.
3: This bit is set to 0 by writing to this register. If necessary, set to 0.

Fig.4.38 Configuration of Serial I/O2 status register

Serial I/O2 control register



Serial I/O2 control register (SIO2CON)

[Address 30h]

b	Name	Function	After Reset	RW
0	BRG count source selection bit (CSS)	0: f(X_{IN}) 1: f(X_{IN})/4	0	RW
1	Serial I/O synchronous clock selection bit (SCS)	0: BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected. 1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is	0	RW
2	$\overline{SRDY2}$ output enable bit (SRDY)	0: Output disabled ($P0_7$ pin as I/O port) 1: Output enabled ($P0_7$ pin as $\overline{SRDY2}$ output pin)	0	RW
3	Transmit interrupt source selection bit	0: Interrupt when transmit buffer has emptied (TBE = 1) 1: Interrupt when transmit shift operation is completed (TSC = 1)	0	RW
4	Transmit enable bit	0: Transmit disabled 1: Transmit enabled	0	RW
5	Receive enable bit	0: Receive disabled 1: Receive enabled	0	RW
6	Serial I/O mode selection bit	0: Clock asynchronous (UART) serial I/O 1: Clock synchronous serial I/O	0	RW
7	Serial I/O2 enable bit (SIOE)	0: Serial I/O2 disabled (pins $P0_4$ to $P0_7$ as I/O pins) 1: Serial I/O2 enabled (pins $P0_4$ to $P0_7$ as serial I/O pins)	0	RW

Fig.4.39 Configuration of Serial I/O2 control register

UART2 control register

b7	b6	b5	b4	b3	b2	b1	b0
1	1	1	0				

UART2 control register (UART2CON)

[Address 31h]

b	Name	Function	After Reset	RW
0	Character length selection bit (CHAS)	0: 8 bits 1: 7 bits	0	RW
1	Parity enable bit (PARE)	0: Parity check disabled 1: Parity check enabled	0	RW
2	Parity selection bit (PARS)	0: Even parity 1: Odd parity	0	RW
3	Stop bit length selection bit (STPS)	0: 1 stop bit 1: 2 stop bits	0	RW
4	When read, the content is 0. If necessary, set to 0. Do not set to 1.		0	RW
5	When read, the content is 1. If necessary, set to 1.		1	RO
6			1	RO
7			1	RO

Fig.4.40 Configuration of UART2 control register

Baud rate generator 2

b7	b6	b5	b4	b3	b2	b1	b0

Baud rate generator 2 (BRG2)

[Address 32h]

b	Name	Function	After Reset	RW
0	Set the divided value of BRG count source. The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the baud rate generator.		Undefined	RW
1			Undefined	RW
2			Undefined	RW
3			Undefined	RW
4			Undefined	RW
5			Undefined	RW
6			Undefined	RW
7			Undefined	RW

Note: Only write to this register while transmit/receive operation is stopped.

Fig.4.41 Configuration of Baud rate generator 2

A/D control register

b7 b6 b5 b4 b3 b2 b1 b0
0 0 0 | | | | | |

A/D control register (ADCON)

[Address 34h]

b	Name	Function	After Reset	RW
0	Analog input pin selection	b2 b1 b0 0 0 0: AN_0 0 0 1: AN_1	0	RW
1		0 1 0: AN_2 0 1 1: AN_3 1 0 0: AN_4	0	RW
2		1 0 1: AN_5 1 1 0: AN_6 (Note 1) 1 1 1: AN_7 (Note 1)	0	RW
3	A/D conversion clock selection bit (Note 2)	0: $f(X_{IN})/2$ 1: $f(X_{IN})$	0	RW
4	AD conversion completion bit	0: Conversion in progress 1: Conversion completed	1	RW
5	When read, the content is 0. If necessary, set to 0.		0	RO
6			0	RO
7			0	RO

Notes 1: Available only in the 36-pin version.
2: The A/D conversion clock = $f(X_{IN})$ can be selected only when a ceramic or on-chip oscillator is used. Select $f(X_{IN})/2$ when an RC oscillator is used.

Fig.4.42 Configuration of A/D control register

A/D conversion low-order register

b7 b6 b5 b4 b3 b2 b1 b0
| | | | | | | | |

A/D conversion low-order register (ADL)

[Address 35h]

b	Name	Function	After Reset	RW
0	The A/D conversion register is a read-only register that stores the result of A/D conversion.	At 8-bit read (read only address 0035h) b7 b0 b9 b8 b7 b6 b5 b4 b3 b2 At 10-bit read (read in the order from address 0036h, 0035h) b7 b0 b7 b6 b5 b4 b3 b2 b1 b0	Undefined	RO
1			Undefined	RO
2			Undefined	RO
3			Undefined	RO
4			Undefined	RO
5			Undefined	RO
6			Undefined	RO
7			Undefined	RO

Fig.4.43 Configuration of A/D conversion low-order register

A/D conversion high-order register

b7 b6 b5 b4 b3 b2 b1 b0
| | | | | | | | |

A/D conversion high-order register (ADH)

[Address 36h]

b	Function	After Reset	RW
0	The A/D conversion register is a read-only register that stores the result of A/D conversion. At 10-bit read: b7 b0 / b9 b8	Undefined	RO
1		Undefined	RO
2	When read, the content is 0.	Undefined	RO
3		Undefined	RO
4		Undefined	RO
5		Undefined	RO
6		Undefined	RO
7		Undefined	RO

Note: At 10-bit read, read in the order from address 0036h, 0035h.

Fig.4.44 Configuration of A/D conversion high-order register

On-chip oscillation division ratio selection register

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0		

On-chip oscillation division ratio selection register (RODR)

[Address 37h]

b	Function		After Reset	RW
0	On-chip oscillator division ratio selection bits	b1 b0 0 0: On-chip oscillator double-speed mode (ROSC/1) 0 1: On-chip oscillator high-speed mode (ROSC/2)	0	RW
1		1 0: On-chip oscillator middle-speed mode (ROSC/8) 1 1: On-chip oscillator low-speed mode (ROSC/128)	1	RW
2	When read, the content is 0. If necessary, set to 0.		0	RO
3			0	RO
4			0	RO
5			0	RO
6			0	RO
7			0	RO

Fig.4.45 Configuration of On-chip oscillation division ratio selection register

MISRG

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0				

MISRG register (MISRG)

[Address 38h]

b	Name	Function	After Reset	RW
0	Oscillation stabilization time set bit after release of the STP instruction	0: Set 01h in timer 1, and FFh in prescaler 1 automatically 1: Not set automatically	0	RW
1	Ceramic/quartz-crystal or RC oscillation stop detection function active bit	0: Detection function inactive 1: Detection function active	0	RW
2	Oscillation stop reset bit	0: Oscillation stop reset disabled 1: Oscillation stop reset enabled	0	RW
3	Oscillation stop detection status bit	0: Oscillation stop not detected 1: Oscillation stop detected	0	RW
4	When read, the content is 0. If necessary, set to 0.		0	RO
5	Reserved bits. If necessary, set to 0.		0	RW
6	Do not set to 1.		0	RW
7			0	RW

Notes 1: The ceramic or RC oscillation stop detection function active bit is not initialized by the oscillation stop internal reset.
This allows the oscillation stop detection circuit to be in active when the MCU is returned from a reset occurred on oscillation stop detection.
2: The oscillation stop detection status bit is initialized in the following:
• External reset
• Write 0 to the ceramic or RC oscillation stop detection function active bit
3: The oscillation stop detection circuit is not included in the emulator MCU “M37542RSS”.

Fig.4.46 Configuration of MISRG

Watchdog timer control register

b7 b6 b5 b4 b3 b2 b1 b0

Watchdog timer control register (WDTCON)

[Address 39h]

b	Name	Function	After Reset	RW
0	Watchdog timer H (read only for high-order 6-bit)		1	RO
1			1	RO
2			1	RO
3			1	RO
4			1	RO
5			1	RO
6	STP instruction function selection bit (Note 1)	0: Enter to stop mode at STP instruction execution 1: Internal reset at STP instruction execution	0	RW
7	Watchdog timer H count source selection bit (Note 2)	0: Watchdog timer L underflow 1: f(X_{IN})/16	0	RW

Notes 1: This bit can be written to only once after releasing reset. After writing, a write to this bit is disabled because it is locked.
2: The watchdog timer is set to FFFFh by writing to this register.

Fig.4.47 Configuration of Watchdog timer control register

Interrupt edge selection register



Interrupt edge selection register (INTEDGE)

[Address 3Ah]

b	Name	Function	After Reset	RW
0	INT_0 interrupt edge selection bit	0: Falling edge active 1: Rising edge active	0	RW
1	INT_1 interrupt edge selection bit	0: Falling edge active 1: Rising edge active	0	RW
2	INT_1 input port selection bit (Note)	0: $P3_6$ 1: $P3_3$	0	RW
3	When read, the content is 0. If necessary, set to 0.		0	RO
4			0	RO
5	$P0_0$ key-on wakeup enable bit	0: Key-on wakeup enabled 1: Key-on wakeup disabled	0	RW
6	$P0_4$ key-on wakeup enable bit	0: Key-on wakeup enabled 1: Key-on wakeup disabled	0	RW
7	$P0_6$ key-on wakeup enable bit	0: Key-on wakeup enabled 1: Key-on wakeup disabled	0	RW

Note: As the $P3_6$ pin is not available in the 32-pin version, select the $P3_3$ pin for the INT_1 function.

Fig.4.48 Configuration of Interrupt edge selection register

CPU mode register



CPU mode register (CPUM)

[Address 3Bh]

b	Name	Function	After Reset	RW
0	Processor mode bits	b1 b0 0 0: Single-chip mode 0 1: Not available 1 0: Not available 1 1: Not available	0	RW
1			0	RW
2	Stack page selection bit	0: 0 page 1: 1 page	0	RW
3	On-chip oscillator oscillation control bit	0: On-chip oscillator oscillation enabled 1: On-chip oscillator oscillation stop	0	RW
4	X_{IN} oscillation control bit	0: Ceramic or RC oscillation enabled 1: Ceramic or RC oscillation stop	0	RW
5	Oscillation mode selection bit (Note 1)	0: Ceramic oscillation 1: RC oscillation	0	RW
6	Clock division ratio selection bits	b7 b6 0 0: f(φ) = f(X_{IN})/2 (high-speed mode) 0 1: f(φ) = f(X_{IN})/8 (middle-speed mode) 1 0: Supply from on-chip oscillator 1 1: f(φ) = f(X_{IN}) (double-speed mode) (Note 2)	0	RW
7			1	RW

Notes 1: This bit can be written to only once after releasing reset. After writing, a write to this bit is disabled because it is locked. A reset initializes this bit and enables rewriting. (This bit is not locked when the emulator MCU "M37542RSS" is used.)
2: Available only when a ceramic oscillator is selected. Do not use when an RC oscillator is selected.

Fig.4.49 Configuration of CPU mode register

Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0

Interrupt request register 1 (IREQ1)

[Address 3Ch]

b	Name	Function	After Reset	RW
0	Serial I/O1 receive interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
1	Serial I/O1 transmit interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
2	Serial I/O2 receive interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
3	Serial I/O2 transmit interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
4	INT_0 interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
5	INT_1 interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
6	Key-on wake up/UART1 bus collision detection interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
7	$CNTR_0$ interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)

Note: This bit can be set to 0, but not to 1 by a program.

Fig.4.50 Configuration of Interrupt request register 1

Interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0

Interrupt request register 2 (IREQ2)

[Address 3Dh]

b	Name	Function	After Reset	RW
0	Capture 0 interrupt request	0: No interrupt request 1: Interrupt requested	0	RW (Note)
1	Capture 1 interrupt request	0: No interrupt request 1: Interrupt requested	0	RW (Note)
2	Compare interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
3	Timer X interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
4	Timer A interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
5	Timer B interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
6	A/D conversion/Timer 1 interrupt request bit	0: No interrupt request 1: Interrupt requested	0	RW (Note)
7	When read, the content is 0. If necessary, set to 0.		0	RO

Note: This bit can be set to 0, but not to 1 by a program.

Fig.4.51 Configuration of Interrupt request register 2

Interrupt control register 1

b7 b6 b5 b4 b3 b2 b1 b0

Interrupt control register 1 (ICON1)

[Address 3Eh]

b	Name	Function	After Reset	RW
0	Serial I/O1 receive interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
1	Serial I/O1 transmit interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
2	Serial I/O2 receive interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
3	Serial I/O2 transmit interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
4	INT_0 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
5	INT_1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
6	Key-on wake up/UART1 bus collision detection interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
7	$CNTR_0$ interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW

Fig.4.52 Configuration of Interrupt control register 1

Interrupt control register 2

b7 b6 b5 b4 b3 b2 b1 b0

0

Interrupt control register 2 (ICON2)

[Address 3Fh]

b	Name	Function	After Reset	RW
0	Capture 0 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
1	Capture 1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
2	Compare interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
3	Timer X interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
4	Timer A interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
5	Timer B interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
6	A/D conversion/Timer 1 interrupt enable bit	0: Interrupt disabled 1: Interrupt enabled	0	RW
7	If necessary, set to 0. Do not set to 1.		0	RW

Fig.4.53 Configuration of Interrupt request register 2

Flash memory control register 0



Flash memory control register 0 (FMCR0)

[Address 0FE0h]

b	Name	Function	After Reset	RW
0	RY/BY status flag	0: Busy (being written or erased) 1: Ready	1	RW
1	CPU rewrite mode select bit	0: CPU rewrite mode disabled 1: CPU rewrite mode enabled	0	RW
2	8KB user block E/W mode	0: E/W disabled 1: E/W enabled	0	RW
3	Flash memory reset bit (Note	0: Normal operation 1: Reset	0	RW
4	When read, the content is 0. If necessary, set to 0. Do not set to 1.		0	RW
5	User ROM area select bit	0: Boot ROM area is accessed 1: User ROM area is accessed	0	RW
6	Program status flag	0: Pass 1: Error	0	RW
7	Erase status flag	0: Pass 1: Error	0	RW

Notes 1: To set 1 to this bit, write 1 immediately after writing 0.
To set 0 to this bit, write 0 only .
2: This bit can be written to only when the CPU rewrite mode select bit is set to 1.
3: This bit is enabled only when the CPU rewrite mode select bit is set to 1.
Fix this bit to 0 when the CPU rewrite mode select bit is set to 0.
4: Write to this bit by a program on RAM.

Fig.4.54 Configuration of Flash memory control register 0

Flash memory control register 1



Flash memory control register 1 (FMCR1)

[Address 0FE1h]

b	Name	Function	After Reset	RW
0	Erase Suspend enable bit (Notes 1)	0: Suspend disabled 1: Suspend enabled	0	RW
1	Erase Suspend request bit (Notes 2)	0: Erase restart (no request) 1: Suspend request (requested)	0	RW
2	When read, the content is undefined. If necessary, set to 0.		0	RO
3			0	RO
4			0	RO
5			0	RO
6	Erase Suspend flag	0: Erase active 1: Erase inactive (erase suspend mode)	1	RO
7	When read, the content is 0. If necessary, set to 0. Do not set to 1.		0	RW

Notes 1: To set 1 to this bit, write 1 immediately after writing 0.
To set 0 to this bit, write 0 only .
2: This bit is enabled only when the suspend enable bit is set to 1.

Fig.4.55 Configuration of Flash memory control register 1

Flash memory control register 2

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0		0	0	0	1

Flash memory control register 2 (FMCR2)

[Address 0FE2h]

b	Name	Function	After Reset	RW
0	When read, the content is 1. If necessary, set to 1.		1	RO
1	When read, the content is undefined. If necessary, set to 0.		0	RO
2			0	RO
3			0	RO
4	All user block E/W enable bit (Notes 1, 2)	0: E/W disabled 1: E/W enabled	0	RW
5	When read, the content is undefined. If necessary, set to 0.		0	RO
6			0	RO
7			0	RO

Notes 1: To set 1 to this bit, write 1 immediately after writing 0.
To set 0 to this bit, write 0 only .
2: This bit can be written to only when the CPU rewrite mode select bit is set to 1.

Fig.4.56 Configuration of Flash memory control register 2

5. Reference Documents

Datasheet
7542 Group Datasheet
The latest version can be downloaded from the Renesas Technology website.

Technical Update/Technical News
The latest information can be downloaded from the Renesas Technology website.

Website and Support

Renesas Technology Corporation website

http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

csc@renesas.com

Revision History

Rev.	Date	Description	
		Page	Summary
1.00	Nov 18, 2004	—	First edition issued
2.00	Jul 01, 2005	23	Fig. 4.40 UART2 control register: Bit 4 revised
3.00	Feb 20, 2007	2	Fig. 4.1 Port Pi register: Note revised
		3	Fig. 4.3 Port P1 register: Revised
		4	Fig. 4.6 Interrupt source discrimination register: Revised
		7	Fig. 4.12 Capture software trigger register: Note revised
		10	Fig.4.17 Receive buffer register: Note revised
		13	Fig. 4.23 Capture/Compare port register: Bit 7 revised
		14	Fig. 4.24 Timer source selection register: Notes revised
		17	Fig. 4.29 Timer A high-order register, Timer A low-order register: Revised
			Fig. 4.31 Prescaler 1: Revised
		18	Fig. 4.32 Timer 1 register: Revised
		20	Fig.4.35 Prescaler X: Revised
			Fig. 4.36 Timer X register: Revised
		22	Fig. 4.38 Serial I/O2 status register: Bit 7 revised
		26	Fig. 4.47 Watchdog timer register : Bit 6 revised
		29	Fig. 4.53 Interrupt request register 2 : Bit 7 revised
		30	Fig. 4.55 Flash memory control register 1: Bits 2 to 5 revised
		31	Fig. 4.56 Flash memory control register 2: Bits 1 to 3, 5 to 7 revised

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
   (1) artificial life support devices or systems
   (2) surgical implantations
   (3) healthcare intervention (e.g., excision, administration of medication, etc.)
   (4) any other purposes that pose a direct threat to human life

   Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.