

Introduction

This application note applies to the following IDT PCIe® 2.0 (Gen2) Switch Devices: IDT89HPES16T4G2 and IDT89HPES12T3G2. A few of the older Gen1 endpoint devices are unable to interoperate with Gen2 link partners including IDT Gen2 switches. This document explains the issue and a proposed solution.

Issue and Solution

IDT has discovered that a few of the PCIe 1.0a/1.1 (Gen1) base specification compliant devices/adapters fail physical layer interoperability with IDT PCIe 2.0 (Gen2) switches PES16T4G2 and PES12T3G2.

The root cause of this incompatibility is a flaw in the design of the endpoint devices and not the IDT switch. Newer revisions of these endpoints available from some vendors are known to have removed the design flaw. Users are encouraged to work with the endpoint vendors to obtain additional details regarding the design flaw and to update their hardware.

IDT has confirmed that the following endpoint devices do not interoperate successfully with the IDT Gen2 switches:

Card/HBA/Adapter	Chip ID	Board Label	Vendor	Device	Sub	Rev	Fixed ¹
Agilent HHBA-6420C-S02	HPFC-6400C	PMCB00256 - 5288-5836 Rev 3	15BC	0103			
Agilent HHBA-6600	Tachyon QE4 HPFC-6600A	IOSD-0008V-30-0614-00023 (Rev 3)	15BC	1200	0000	04	
PMC HPFC-6700C-P	Tachyon DE4 HPFC-6700C-P	IOSD-0012V-30-0628-00011 (Rev 4)	15BC	1203	0000	06	
LSI 7104EP-LC		LSI7104EP-LC L3-00113-01D	1000	0646	5010	01	02
LSI 7204EP-LC	NA	LSI7204EP-LC L3-00120-01D	1000	0646	1020	01	02
LSI SAS3041E	LSI SAS1064E B1	03-01101-02B	1000	0056	3090	02	08
LSI SAS3801E	NA	L3-01123001B	1000	0058	30A0	02	08
HP Smart Array P400	LSI SAS1078 B0	NA	103C	3230	3234	01	
Xilinx ML 555	Xilinx Virtex-5 XC5VLX50T	ML555 0431438 REV03	10EE	5050			New bit-stream available from Xilinx
Syskonnet SK-9E21D	Marvel 88E8052- NNC	60-10-088-001	1148	9E00	21D0	10	
Syskonnet SK-9E22	Marvel 88E8062- BDS	NA	1148	9E00	2200	12	

¹. Silicon revision at which the vendor achieved PCIe 2.0 interoperability. An empty cell in this column implies that IDT has not been able to check for updates with the vendor. Users are encouraged to check on their own.

It is possible to put in place a workaround for the interoperability problem seen with some of the older PCIe Gen1 endpoints. This workaround can be implemented in the system firmware (BIOS).

The basic logic behind the workaround, applied to each downstream port of the IDT switch, is as follows:

- Step 1: Check to see if the port has link-trained with the partner. If link-trained, no workaround is required, implying that link partner is a Gen2 device or a properly designed Gen1 device.
- Step 2: If not link-trained, determine if the port has no link partner at all, or if it is a problematic Gen1 link partner.
- Step 3: Force the switch downstream port to Gen1 link speed and check if the link can train.
- Step 4: If the link does not train, the implication is that the link has no link partner at all. If the link trains, the implication is that the link partner is one of the problematic endpoints and the workaround has resolved the issue.

Here is some pseudo code to implement this logic (it requires firmware to modify the PCIe configuration space of the IDT switch downstream ports):

```

loop till all ports are tested
{
  if pcielsts.dllla == 1;          /* bit 13 at configuration space offset 0x052 for the port; implies Data Link Layer is active; link-trained */
    "done with this port";        /* good Gen1 or Gen2 link partner detected and operational */
  else                             /* either no link partner at all, or problematic Gen1 link partner */
  {
    pcielctl.hawd = 1;             /* bit 9 at configuration space offset 0x050 for the port; This step is required only for revision ZA silicon.
                                   Not required for revision ZB silicon, but no adverse effect even if done to revision ZB silicon. */
    pcielctl2.tls = 1;             /* bits 3:0 at configuration space offset 0x070 for the port; forces Gen1 link speed */
    pcielctl.ldis = 1;             /* bit 4 at configuration space offset 0x050 for the port; disables the link */
    delay (10 milliseconds);       /* allows the link to go down */
    pcielctl.ldis = 0;             /* bring up the link */
    delay (100 milliseconds);      /* allows the link to be back up */
    if pcielsts.dllla == 1;        /* bit 13 at configuration space offset 0x052 for the port; implies Data Link Layer is active; link-trained */
      "done with this port";      /* problematic Gen1 link partner detected and operational */
    else
      "no link partner"           /* unused port */
  }
}

```

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.