

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

38D5 Group

List of Registers

1. Abstract

The following article introduces and shows the SFR registers of the 38D5 Group.


2. Introduction

The explanation of this issue is applied to the following MCU:

Applicable MCU: 38D5 Group

3. Structure of Register

The following is an example of the SFR register structure figure used in this application note and definitions of codes or abbreviations used in this figure are explained below.



- *1
 - Blank : Set "1" or "0" to this bit according to use.
 - 0 : If writing to this bit, write "0".
 - 1 : If writing to this bit, write "1".
 - x : This bit is not used in the specific mode or state.
 - █ : Nothing is arranged for this bit.
- *2
 - 0 : "0" after reset
 - 1 : "1" after reset
 - Undefined : Undefined after reset
- *3
 - RW : Read enabled. Write enabled.
 - RO : Read enabled. This value depends on each bit at writing.
 - WO : Write enabled. Undefined at reading.
 - : Undefined at reading. This value depends on each bit at writing.

4. List of Registers




Fig. 4.1 Structure of Port Pi register (i = 0 to 6)





Fig. 4.2 Structure of Port P7 register

Port Pi direction register



Port Pi direction register (PiD) (i = 0 to 6)

[addresses 0001h, 0003h, 0005h, 0007h, 0009h, 000Bh, 000Dh]

b	Name	Functions	After reset	RW
0	Port P _{i0} direction register	0: Input mode 1: Output mode	0	WO
1	Port P _{i1} direction register	0: Input mode 1: Output mode	0	WO
2	Port P _{i2} direction register	0: Input mode 1: Output mode	0	WO
3	Port P _{i3} direction register	0: Input mode 1: Output mode	0	WO
4	Port P _{i4} direction register	0: Input mode 1: Output mode	0	WO
5	Port P _{i5} direction register	0: Input mode 1: Output mode	0	WO
6	Port P _{i6} direction register	0: Input mode 1: Output mode	0	WO
7	Port P _{i7} direction register	0: Input mode 1: Output mode	0	WO

- Notes:
1. In port(s) P0 to P3 set to input mode, pull-up resistor can be controlled by segment output disable registers 0 to 2 (addresses 0FF4h to 0FF6h) (refer to Fig.4.53, Fig.4.54).
In port(s) set to output mode, pull-up resistor is not connected.
In ports P4 to P6, pull-up resistor can be controlled by PULL registers 1 to 3 (addresses 0FF0h to 0FF2h).
In port(s) set to output mode, each corresponding pull-up control bit becomes invalid and pull-up resistor is not connected.
 2. In output mode, output structure of port P_{4i} pin can be selected at P_{4i}/TxD P-channel output disable bit (bit 4 at UART control register (address 001Bh)).
 3. In output mode, output structure of port P_{4i} pin can be selected at P_{4i}/SOUT2 P-channel output disable bit (bit 4 at serial I/O2 control register (address 001Dh)).

Fig. 4.3 Structure of Port Pi direction register (i = 0 to 6)




Fig. 4.4 Structure of Port P7 direction register




Fig. 4.5 Structure of CPU mode register 2




Fig. 4.6 Structure of RRF register




Fig. 4.7 Structure of LCD mode register 1




Fig. 4.8 Structure of LCD mode register 2




Fig. 4.9 Structure of AD control register




Fig. 4.10 Structure of AD conversion register (low-order)





Fig. 4.11 Structure of AD conversion register (high-order)


Transmit buffer register



b	Functions	After reset	RW
0	Transmit data is written to this buffer register.	Undefined	WO
1	Write transmit data.	Undefined	WO
2		Undefined	WO
3		Undefined	WO
4		Undefined	WO
5		Undefined	WO
6		Undefined	WO
7		Undefined	WO

Note: This register is located at the same address as receive buffer register.
This register is write-only.

Receive buffer register



b	Functions	After reset	RW
0	Receive data is read in this buffer register.	Undefined	RO
1	Read receive data.	Undefined	RO
2		Undefined	RO
3		Undefined	RO
4		Undefined	RO
5		Undefined	RO
6		Undefined	RO
7		Undefined	RO

Note: This register is located at the same address as transmit buffer register.
This register is read-only.

Fig. 4.12 Structures of Transmit buffer register and Receive buffer register





Fig. 4.13 Structure of Serial I/O1 status register

Serial I/O1 control register



Serial I/O1 control register (SIO1CON) [address 001Ah]

b	Name	Functions	After reset	RW
0	BRG count source selection bit (CSS)	0: ϕ SOURCE 1: ϕ SOURCE/4 ϕ SOURCE: f(X _{IN}) (Frequency/2, 4, or 8 mode) f(X _{CIN}) (Low-speed mode) f(OCO)/4 (On-chip oscillator mode)	0	RW
1	Serial I/O1 synchronous clock selection bit (SCS)	In clock synchronous serial I/O mode 0: BRG output divided by 4 1: External clock input In UART mode 0: BRG output divided by 16 1: External clock input divided by 16	0	RW
2	$\overline{\text{SRDY}}_1$ output enable bit (SRDY)	0: Output disabled (Pin P43: I/O port) 1: Output enabled (Pin P43: $\overline{\text{SRDY}}_1$ output pin)	0	RW
3	Transmit interrupt source selection bit (TIC)	0: When transmit buffer register becomes empty (TBE = 1) 1: When transmit shift operation is completed (TSC = 1)	0	RW
4	Transmit enable bit (TE)	0: Transmission disabled 1: Transmission enabled	0	RW
5	Receive enable bit (RE)	0: Reception disabled 1: Reception enabled	0	RW
6	Serial I/O1 mode selection bit (SIOM)	0: UART mode 1: Clock synchronous serial I/O mode	0	RW
7	Serial I/O1 enable bit (SIOE)	0: Serial I/O1 disabled (Pins P40 to P43: I/O port) 1: Serial I/O1 enabled (Pins P40 to P43: Serial I/O1 function pins)	0	RW

Fig. 4.14 Structure of Serial I/O1 control register




Fig. 4.15 Structure of UART control register




Fig. 4.16 Structure of Baud rate generator




Fig. 4.17 Structure of Serial I/O2 control register




Fig. 4.18 Structure of Serial I/O2 register




Fig. 4.19 Structure of Timer 1 register





Fig. 4.20 Structure of Timer 2 register

Timer 3 register




Timer 3 register (T3) [address 0022h]

b	Functions	After reset	RW
0	· Set the count initial value.	1	RW
1	· This register count (n + 1) times when the set value is n.	1	RW
2	· This register operates as follows at writing.	1	RW
3	· When timer 3 write control bit = "0": Write value to both latch and timer simultaneously.	1	RW
4	· When timer 3 write control bit = "1": Write value to latch only.	1	RW
5	· The value is the count value of timer 3 at reading.	1	RW
6		1	RW
7		1	RW

Note: When underflow and writing to timer latch occur almost at the same time while selecting writing to timer latch only, the value is set to timer and timer latch simultaneously. At this time, counting is stopped during writing to timer latch.

Fig. 4.21 Structure of Timer 3 register

Timer 4 register



Timer 4 register (T4) [address 0023h]

b	Functions	After reset	RW
0	· Set the count initial value.	1	RW
1	· This register count (n + 1) times when the set value is n.	1	RW
2	· This register operates as follows at writing.	1	RW
3	· When timer 4 write control bit = "0": Write value to both latch and timer simultaneously.	1	RW
4	· When timer 4 write control bit = "1": Write value to latch only.	1	RW
5	· The value is the count value of timer 4 at reading.	1	RW
6		1	RW
7		1	RW

Note: When underflow and writing to timer latch occur almost at the same time while selecting writing to timer latch only, the value is set to timer and timer latch simultaneously. At this time, counting is stopped during writing to timer latch.

Fig. 4.22 Structure of Timer 4 register




Fig. 4.23 Structure of PWM01 register





Fig. 4.24 Structure of Timer 12 mode register

Timer 34 mode register




Timer 34 mode register (T34M) [address 0026h]

b	Name	Functions	After reset	RW
0	Timer 3 count stop bit	0 : Count 1 : Stop count	0	RW
1	Timer 4 count stop bit	0 : Count 1 : Stop count	0	RW
2	Timer 3 count source selection bit	0 : Frequency divider for timer 3 1 : Underflow of timer 2	0	RW
3	Timer 4 count source selection bit	b4 b3 0 0 : Frequency divider for timer 4 0 1 : Underflow of timer 3 1 0 : Underflow of timer 2 1 1 : f(X _{IN})	0	RW
4			0	RW
5	Timer 3 operation mode selection bit	0 : Timer mode 1 : PWM mode	0	RW
6	Timer 4 operation mode selection bit	0 : Timer mode 1 : PWM mode	0	RW
7	The value is "0" at reading. If writing to this bit, write "0".		0	RO

Fig. 4.25 Structure of Timer 34 mode register

Timer 1234 mode register




Timer 1234 mode register (T1234M) [address 0027h]

b	Name	Functions	After reset	RW
0	T3OUT output edge switch bit	0 : Start at "L" output 1 : Start at "H" output	0	RW
1	T4OUT output edge switch bit	0 : Start at "L" output 1 : Start at "H" output	0	RW
2	Timer 3 output selection bit	0 : Pin P7 ₃ = I/O port 1 : Pin P7 ₃ = Timer 3 output	0	RW
3	Timer 4 output selection bit	0 : Pin P7 ₄ = I/O port 1 : Pin P7 ₄ = Timer 4 output	0	RW
4	Timer 2 write control bit	0 : Write to latch and timer simultaneously 1 : Write to latch only	0	RW
5	Timer 3 write control bit	0 : Write to latch and timer simultaneously 1 : Write to latch only	0	RW
6	Timer 4 write control bit	0 : Write to latch and timer simultaneously 1 : Write to latch only	0	RW
7	The value is "0" at reading. If writing to this bit, write "0".		0	RO

Fig. 4.26 Structure of Timer 1234 mode register

Timer 1234 frequency division selection register




Timer 1234 frequency division selection register (PRE1234) [address 0028h]

b	Name	Functions	After reset	RW
0	Timer 1 frequency division selection bits	b1 b0 0 0: $1/16 \times \phi\text{SOURCE}$ 0 1: $1/1 \times \phi\text{SOURCE}$ 1 0: $1/2 \times \phi\text{SOURCE}$ 1 1: $1/256 \times \phi\text{SOURCE}$	0	RW
1			0	RW
2	Timer 2 frequency division selection bits	b3 b2 0 0: $1/16 \times \phi\text{SOURCE}$ 0 1: $1/1 \times \phi\text{SOURCE}$ 1 0: $1/2 \times \phi\text{SOURCE}$ 1 1: $1/256 \times \phi\text{SOURCE}$	0	RW
3			0	RW
4	Timer 3 frequency division selection bits	b5 b4 0 0: $1/16 \times \phi\text{SOURCE}$ 0 1: $1/1 \times \phi\text{SOURCE}$ 1 0: $1/2 \times \phi\text{SOURCE}$ 1 1: $1/256 \times \phi\text{SOURCE}$	0	RW
5			0	RW
6	Timer 4 frequency division selection bits	b7 b6 0 0: $1/16 \times \phi\text{SOURCE}$ 0 1: $1/1 \times \phi\text{SOURCE}$ 1 0: $1/2 \times \phi\text{SOURCE}$ 1 1: $1/256 \times \phi\text{SOURCE}$	0	RW
7			0	RW

Note: ϕSOURCE : $f(X_{IN})$ Frequency/2, 4, or 8 mode
 $f(X_{CIN})$ Low-speed mode
 $f(\text{OCO})/4$ On-chip oscillator mode

Fig. 4.27 Structure of Timer 1234 frequency division selection register

Watchdog timer control register




Watchdog timer control register (WDTCON) [address 0029h]

b	Name	Functions	After reset	RW
0	Watchdog timer H		1	RO
1			1	RO
2			1	RO
3			1	RO
4			1	RO
5	Watchdog timer count source selection bit 2 (Note1)	0 : ϕ SOURCE 1 : $f(\text{OCO})/4$ (Note2) ϕ SOURCE: f(X _{IN}) (Frequency/2, 4, or 8 mode) f(X _{CIN}) (Low-speed mode) f(OCO)/4 (On-chip oscillator mode)	0	RW
6	STP instruction function selection bit (Note1, 2)	0 : Enter stop mode by execution of STP instruction 1 : Internal reset by execution of STP instruction	0	RW
7	Watchdog timer count source selection bit (Note1)	0 : ϕ SOURCE/1024 1 : ϕ SOURCE/4	0	RW

- Notes: 1. These bits can be written only once after reset is released.
After being written once, these bits are locked and cannot be rewritten.
2. When selecting on-chip oscillator by setting "1" to watchdog timer count source selection bit 2,
on-chip oscillator is forced to oscillate and can not be stopped.
At this time, set STP instruction function selection bit to "1".
3. Watchdog timer is set to "FFh" by writing to this register.

Fig. 4.28 Structure of Watchdog timer control register

Timer X register (low-order, high-order)



Timer X register (low-order, high-order) (TXL, TXH) [addresses 002Ah, 002Bh]

b	Functions	After reset	RW
0	· Set the count initial value. This register count (n + 1) times when the set value is n.	1	RW
1	· When timer X register (expansion) is set, timer X operates as 18-bit counter. · These registers operate as follows at writing.	1	RW
2	· When timer X write control bit = "0": Write value to latch and timer simultaneously. · When timer X write control bit = "1": Write value to latch only.	1	RW
3	· This operation is not affected by timer X count stop bit.	1	RW
4	· Write order in timer mode, pulse output mode, event counter mode, and pulse width measurement mode: Expansion, low-order, and high-order · Write order in IGBT output mode, PWM mode:	1	RW
5	· Compare registers 1, 2, and 3, expansion, low-order, and high-order (Write order of compare registers (high-order, low-order) is not determined).	1	RW
6	· The value at reading is the count value of timer X at reading. · Read order: Expansion, high-order, low-order	1	RW
7	· (Read order of compare registers is not determined).	1	RW

Note: When underflow and writing to high-order timer latch occur almost at the same time while selecting writing to timer latch only, the value is set to timer and timer latch simultaneously. At this time, counting is stopped during writing to the high-order timer latch.

Fig. 4.29 Structure of Timer X register (low-order, high-order)





Fig. 4.30 Structure of Timer X register (expansion)

Timer X mode register



Timer X mode register (TXM) [address 002Dh]

b	Name	Functions	After reset	RW
0	Timer X operating mode bits	b2 b1 b0 0 0 0: Timer mode	0	RW
1		0 0 1: Pulse output mode	0	RW
2		0 1 0: IGBT output mode	0	RW
		0 1 1: PWM mode 1 0 0: Event counter mode 1 0 1: Pulse width measurement mode 1 1 0: Do not select. 1 1 1: Do not select.		
3	Timer X write control bit	0: Write to latch and timer simultaneously 1: Write to latch only	0	RW
4	Timer X count source selection bit	0: Frequency divider output 1: f(XCIN)	0	RW
5	Data for control of event counter window	0: Event counter enabled 1: Event counter disabled	0	RW
6	Timer X count stop bit	0: Count 1: Stop count	0	RW
7	Timer X output 1 selection bit	0: Pin P6s = I/O port 1: Pin P6s = Timer X output 1	0	RW

Fig. 4.31 Structure of Timer X mode register




Fig. 4.32 Structure of Timer X control register1

Table 4.1 Function of CNTR₀ active edge switch bits

Timer X operation mode	Set value		Timer function/CNTR ₀ pin function	CNTR ₀ Interrupt request occurrence source
	b7	b6		
Timer mode	0	0	External interrupt pin	CNTR ₀ input signal falling edge (No influence on timer count)
	0	1		CNTR ₀ input signal rising edge (No influence on timer count)
	1	0		Input signal falling edge and rising edge (No influence on timer count)
	1	1		Input signal falling edge (No influence on timer count)
Pulse output mode	0	0		Input signal rising edge (No influence on timer count)
	0	1		Input signal falling edge and rising edge (No influence on timer count)
	1	0		Input signal falling edge (No influence on timer count)
	1	1		Input signal rising edge (No influence on timer count)
IGBT output mode	0	0		Input signal falling edge and rising edge (No influence on timer count)
	0	1		Input signal falling edge (No influence on timer count)
	1	0		Input signal rising edge (No influence on timer count)
	1	1		Input signal falling edge and rising edge (No influence on timer count)
PWM mode	0	0		Input signal falling edge (No influence on timer count)
	0	1		Input signal rising edge (No influence on timer count)
	1	0		Input signal falling edge and rising edge (No influence on timer count)
	1	1		Input signal falling edge (No influence on timer count)
Event counter mode	0	0	Count at rising edge	Input signal falling edge
	0	1	Count at falling edge	Input signal rising edge
	1	0	Count at both edges	Input signal falling edge and rising edge
	1	1	Count at both edges	Input signal falling edge and rising edge
Pulse width measurement mode	0	0	Measure "H" width	Input signal falling edge
	0	1	Measure "L" width	Input signal rising edge
	1	0	Do not select.	
	1	1	Do not select.	

Note: Set bit 7 to "0" in pulse width measurement mode.




Fig. 4.33 Structure of Timer X control register 2





Fig. 4.34 Structure of Compare register 1, 2, 3 (low-order, high-order)

Timer Y register (low-order, high-order)



Timer Y register (low-order, high-order) (TYL, TYH) [addresses 0036h, 0037h]

b	Functions	After reset	RW
0	· Set the count initial value.	1	RW
1	· These registers count (n+1) times when the set value is n.	1	RW
2	· These registers operate as follows at writing.	1	RW
3	· When timer Y write control bit = "0": Write value to latch and timer simultaneously.	1	RW
4	· When timer Y write control bit = "1": Write value to latch only.	1	RW
5	· Write from high-order to low-order.	1	RW
6	· This operation is not affected by timer Y count stop bit.	1	RW
7	· The value is the count value of timer Y at reading. · Read from high-order to low-order.	1	RW

Note: When underflow and writing to high-order timer latch occur almost at the same time while selecting writing to timer latch only, the value is set to timer and timer latch simultaneously. At this time, counting is stopped during writing to the high-order timer latch.

Fig. 4.35 Structure of Timer Y register (low-order, high-order)




Fig. 4.36 Structure of Timer Y mode register

Table 4.2 Function of CNTR1 active edge switch bit

Timer Y operation mode	Set value	Timer function/CNTR1 pin function	CNTR1 Interrupt request occurrence source
Timer mode	"0"	External interrupt pin	CNTR1 input signal falling edge (No influence on timer count)
	"1"		CNTR1 input signal rising edge (No influence on timer count)
Period measurement mode	"0"	Measure the period from falling edge to falling edge	Input signal falling edge
	"1"	Measure the period from rising edge to rising edge	Input signal rising edge
Event counter mode	"0"	Count at rising edge	Input signal falling edge
	"1"	Count at falling edge	Input signal rising edge
Pulse width HL continuous measurement mode	"0"	Measure "H" and "L" pulse widths	Input signal falling and rising edges
	"1"		




Fig. 4.37 Structure of Timer Y control register




Fig.4.38 Structure of interrupt edge selection register




Fig. 4.39 Structure of CPU mode register




Fig.4.40 Structure of Interrupt request register 1




Fig.4.41 Structure of Interrupt request register 2




Fig.4.42 Structure of Interrupt control register 1




Fig.4.43 Structure of Interrupt control register 2

LCD display RAM (at 4COM × 36SEG)

bit		7	6	5	4	3	2	1	0	After reset	RW
						COM ₃	COM ₂	COM ₁	COM ₀		
address											
0840h	LRAM0					SEG ₀				Undefined	RW
0841h	LRAM1					SEG ₁				Undefined	RW
0842h	LRAM2					SEG ₂				Undefined	RW
0843h	LRAM3					SEG ₃				Undefined	RW
0844h	LRAM4					SEG ₄				Undefined	RW
0845h	LRAM5					SEG ₅				Undefined	RW
0846h	LRAM6					SEG ₆				Undefined	RW
0847h	LRAM7					SEG ₇				Undefined	RW
0848h	LRAM8					SEG ₈				Undefined	RW
0849h	LRAM9					SEG ₉				Undefined	RW
084Ah	LRAM10					SEG ₁₀				Undefined	RW
084Bh	LRAM11					SEG ₁₁				Undefined	RW
084Ch	LRAM12					SEG ₁₂				Undefined	RW
084Dh	LRAM13					SEG ₁₃				Undefined	RW
084Eh	LRAM14					SEG ₁₄				Undefined	RW
084Fh	LRAM15					SEG ₁₅				Undefined	RW
0850h	LRAM16					SEG ₁₆				Undefined	RW
0851h	LRAM17	Not used. (This area can be used as normal RAM)				SEG ₁₇				Undefined	RW
0852h	LRAM18					SEG ₁₈				Undefined	RW
0853h	LRAM19					SEG ₁₉				Undefined	RW
0854h	LRAM20					SEG ₂₀				Undefined	RW
0855h	LRAM21					SEG ₂₁				Undefined	RW
0856h	LRAM22					SEG ₂₂				Undefined	RW
0857h	LRAM23					SEG ₂₃				Undefined	RW
0858h	LRAM24					SEG ₂₄				Undefined	RW
0859h	LRAM25					SEG ₂₅				Undefined	RW
085Ah	LRAM26					SEG ₂₆				Undefined	RW
085Bh	LRAM27	SEG ₂₇				Undefined	RW				
085Ch	LRAM28	SEG ₂₈				Undefined	RW				
085Dh	LRAM29	SEG ₂₉				Undefined	RW				
085Eh	LRAM30	SEG ₃₀				Undefined	RW				
085Fh	LRAM31	SEG ₃₁				Undefined	RW				
0860h	LRAM32	SEG ₃₂				Undefined	RW				
0861h	LRAM33	SEG ₃₃				Undefined	RW				
0862h	LRAM34	SEG ₃₄				Undefined	RW				
0863h	LRAM35	SEG ₃₅				Undefined	RW				


Fig.4.44 Structure of LCD display RAM (at 4COM × 36SEG)

LCD display RAM (at 8COM × 32SEG)

address \ bit		7	6	5	4	3	2	1	0	After reset	RW
		COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0		
0840h	LRAM0	SEG0								Undefined	RW
0841h	LRAM1	SEG1								Undefined	RW
0842h	LRAM2	SEG2								Undefined	RW
0843h	LRAM3	SEG3								Undefined	RW
0844h	LRAM4	SEG4								Undefined	RW
0845h	LRAM5	SEG5								Undefined	RW
0846h	LRAM6	SEG6								Undefined	RW
0847h	LRAM7	SEG7								Undefined	RW
0848h	LRAM8	SEG8								Undefined	RW
0849h	LRAM9	SEG9								Undefined	RW
084Ah	LRAM10	SEG10								Undefined	RW
084Bh	LRAM11	SEG11								Undefined	RW
084Ch	LRAM12	SEG12								Undefined	RW
084Dh	LRAM13	SEG13								Undefined	RW
084Eh	LRAM14	SEG14								Undefined	RW
084Fh	LRAM15	SEG15								Undefined	RW
0850h	LRAM16	SEG16								Undefined	RW
0851h	LRAM17	SEG17								Undefined	RW
0852h	LRAM18	SEG18								Undefined	RW
0853h	LRAM19	SEG19								Undefined	RW
0854h	LRAM20	SEG20								Undefined	RW
0855h	LRAM21	SEG21								Undefined	RW
0856h	LRAM22	SEG22								Undefined	RW
0857h	LRAM23	SEG23								Undefined	RW
0858h	LRAM24	SEG24								Undefined	RW
0859h	LRAM25	SEG25								Undefined	RW
085Ah	LRAM26	SEG26								Undefined	RW
085Bh	LRAM27	SEG27								Undefined	RW
085Ch	LRAM28	SEG28								Undefined	RW
085Dh	LRAM29	SEG29								Undefined	RW
085Eh	LRAM30	SEG30								Undefined	RW
085Fh	LRAM31	SEG31								Undefined	RW
0860h	LRAM32	Not used. (This area can be used as normal RAM).								Undefined	RW
0861h	LRAM33									Undefined	RW
0862h	LRAM34									Undefined	RW
0863h	LRAM35									Undefined	RW

Fig.4.45 Structure of LCD display RAM (at 8COM × 32SEG)

Flash memory control register 0




Flash memory control register 0 (FMCRO) [address 0FE0h]

b	Name	Functions	After reset	RW
0	RY/BY status flag	0: Busy (During automatic writing/erasing) 1: Ready	1	RO
1	CPU rewrite mode select bit (Note 1)	0: CPU rewrite mode invalid 1: CPU rewrite mode valid	0	RW
2	User block 1 E/W enable bit (Notes 1, 2)	0: E/W disabled (1800h - 7FFFh) 1: E/W enabled (1800h - 7FFFh)	0	RW
3	Flash memory reset bit (Notes 3, 4)	0: Flash memory in operation 1: Flash memory reset	0	RW
4	If writing to this bit, write "0". Do not write "1".		0	RW
5	User ROM area select bit (Note 5)	0: Access to boot ROM area 1: Access to user ROM area	0	RW
6	Program status flag	0: Ends normally 1: Ends in error	0	RO
7	Erase status flag	0: Ends normally 1: Ends in error	0	RO

- Notes. 1. In order to set this bit to "1", write this bit to "1" continuously after writing "0".
In order to set this bit to "0", write this bit to "0".
2. This bit can be written only when the CPU rewrite mode select bit is set to "1".
3. The flash memory can be reset only when the CPU rewrite mode select bit (bit 1) is set to "1".
Fix this bit to "0" when the CPU rewrite mode select bit is set to "0".
4. When this bit is set to "1" (reset the flash memory control circuit), access to the flash memory is impossible for 10 μs.
5. Write to this bit by a program on the RAM.
6. This register is only in the flash memory version.

Fig.4.46 Structure of Flash memory control register 0

Flash memory control register 1




b	Name	Functions	After reset	RW
0	Erase suspend enable bit (Note 1)	0: Suspend invalid 1: Suspend valid	0	RW
1	Erase suspend request bit (Note 1)	0: Erase restart (No request) 1: Erase suspend (Request issued)	0	RW
2	If writing to this bit, write "0". Do not write "1".		0	RO
3			0	RO
4			0	RO
5			0	RO
6	Erase suspend flag	0: Erase active 1: Erase inactive (Erase suspend mode)	1	RO
7	If writing to this bit, write "0". Do not write "1".		0	RW

- Notes: 1. In order to set this bit to "1", write this bit to "1" continuously after writing "0".
 In order to set this bit to "0", write this bit to "0".
 2. Valid only when the erase suspend enable bit (bit 0) is set to "1".
 3. This register is only in the flash memory version.

Fig.4.47 Structure of Flash memory control register 1

Flash memory control register 2



b	Name	Functions	After reset	RW
0	If writing to this bit, write "1". Do not write "0".		1	RO
1	If writing to this bit, write "0". Do not write "1".		0	RO
2	If writing to this bit, write "1". Do not write "0".		1	RO
3	If writing to this bit, write "0". Do not write "1".		0	RO
4	User block 0 E/W enable bit (Notes 1, 2)	0: E/W disabled (8000h - FFFFh) 1: E/W enabled (8000h - FFFFh)	0	RW
5	If writing to this bit, write "0". Do not write "1".		0	RO
6	If writing to this bit, write "1". Do not write "0".		1	RO
7	If writing to this bit, write "0". Do not write "1".		0	RO

- Notes: 1. In order to set this bit to "1", write this bit to "1" continuously after writing "0".
 In order to set this bit to "0", write this bit to "0".
 2. This bit can be written only when the CPU rewrite mode select bit (bit 1 in the flash memory control register 0 (address 0FE0h)) is set to "1"
 3. This register is only in the flash memory version.

Fig.4.48 Structure of Flash memory control register 2




Fig.4.49 Structure of PULL register 1




Fig.4.50 Structure of PULL register 2




Fig.4.51 Structure of PULL register 3




Fig.4.52 Structure of Clock output control register

When port P0 direction register is in output mode:
Segment output disable register 0




Fig.4.53 Structure of Segment output disable register 0

When port P2 direction register is in output mode:
Segment output disable register 1




Fig.4.54 Structure of Segment output disable register 1

When port P1, 3 direction registers are in output mode:
Segment output disable register 2





Fig.4.55 Structure of Segment output disable register 2


When port P_j (j = 0, 2) direction register is in input mode:
Segment output disable register i (i = 0, 1)



Note: In port(s) set to output mode, pull-up resistor is not connected.

Fig.4.56 Structure of Segment output disable register i (i = 0, 2)

When port P1, 3 direction registers are in input mode:
Segment output disable register 2




b	Name	Functions	After reset	RW
0	Port P1 ₀ to P1 ₃ pull-up control bit	0: No pull-up 1: Pull-up	1	RW
1	Port P1 ₄ to P1 ₇ pull-up control bit	0: No pull-up 1: Pull-up	1	RW
2	Port P3 ₀ to P3 ₃ pull-up control bit	0: No pull-up 1: Pull-up	1	RW
3	Port P3 ₄ to P3 ₇ pull-up control bit	0: No pull-up 1: Pull-up	1	RW
4	If writing to these bits, write "0". Do not write "1".		0	RW
5			0	RW
6			0	RW
7			0	RW

Note: In port(s) set to output mode, pull-up resistor is not connected.

Fig.4.57 Structure of Segment output disable register 2

Key input control register



b	Name	Functions	After reset	RW
0	P4 ₄ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
1	P4 ₅ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
2	P4 ₆ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
3	P4 ₇ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
4	P2 ₀ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
5	P2 ₁ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
6	P2 ₂ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW
7	P2 ₃ key input control bit	0: Key input interrupt disabled 1: Key input interrupt enabled	0	RW

Fig.4.58 Structure of Key input control register




Fig.4.59 Structure of ROM correction address 1 high-order register and ROM correction address 1 low-order register




Fig.4.60 Structure of ROM correction address 2 high-order register and ROM correction address 2 low-order register




Fig.4.61 Structure of ROM correction enable register

5. Reference

Datasheet

38D5 Group Datasheet

(Use the most recent version of the document on the Renesas Technology Website.)

Technical News/Technical Update

(Use the most recent version of the document on the Renesas Technology Website.)

Website and Support

Renesas Technology Corporation website
<http://www.renesas.com/>

Inquiries
<http://www.renesas.com/inquiry>
csc@renesas.com

REVISION HISTORY	38D5 Group List of Registers
------------------	------------------------------

Rev.	Date	Description	
		Page	Summary
1.00	Jan 17, 2007	—	First edition issued
2.00	April 20, 2007	4	Figure 4.5 CPU mode register 2: Notes revised
		24	Figure 4.34 Compare register 1, 2, 3(low-order, high-order): Notes revised
		28	Figure 4.39 CPU mode register: Notes revised
		33, 34	Figures 4.46 to 48 Flash memory control registers added.
4.00	Aug 08, 2007	4	Figure 4.5 CPU mode register 2: Note 1revised
		28	Figure 4.39 CPU mode register: Notes 4 and 5 added

Notes regarding these materials

1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (<http://www.renesas.com>)
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
 - (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.