

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

# 38C2 Group

## List of Registers


### 1. Abstract

The following article describes the control registers of the 38C2 Group.

### 2. Introduction

The explanation of this issue is applied to the following condition:  
 Applicable MCU: 38C2 Group

### 3. Structure of Register



- \*1
- Blank : Set "1" or "0" to this bit as usage.
  - 0 : If writing to this bit, write "0".
  - 1 : If writing to this bit, write "1".
  - x : This bit is not used in the specific mode or state.
  - : Nothing is arranged for this bit.
- \*2
- 0 : "0" at reset release
  - 1 : "1" at reset release
  - Undefined : Undefined at reset release
- \*3
- RW : Read enabled. Write enabled.
  - RO : Read enabled. This value depends on each bit at writing.
  - WO : Write enabled. Undefined at reading.
  - : Undefined at reading. This value depends on each bit at writing.

4. List of Registers




Fig. 4.1 Structure of Port Pi register (i = 0 to 5)





Fig. 4.2 Structure of Port P6 register


Port Pi direction register



Note: When ports P0-P2 are set as input mode, control of pull-up resistor can be performed by the segment output disable registers 0-2 (addresses 0FF8<sub>16</sub>-0FFA<sub>16</sub>) (refer to Fig.4.51). Pull-up resistor is not connected to the port set as output mode. Ports P3-P5 can control the pull-up resistor by the PULL register (address 0FF1<sub>16</sub>). In the port set as output mode, a pull-up control bit becomes invalid, and the pull-up resistor is not connected.

Fig. 4.3 Structure of Port Pi direction register (i = 0 to 5)


Port P6 direction register



Note: Port P6 can control the pull-up resistor by the PULL register (address 0FF1<sub>16</sub>). In the port set as output mode, a pull-up control bit becomes invalid, and the pull-up resistor is not connected.

Fig. 4.4 Structure of Port P6 direction register

Clock output control register



Note: Do not write "1" to these bits.

Fig. 4.5 Structure of Clock output control register

A-D control register





Fig. 4.6 Structure of A-D control register


A-D conversion low-order register



Note: During A-D conversion, do not read these registers.

Fig. 4.7 Structure of A-D conversion low-order register


A-D conversion high-order register



Note: During A-D conversion, do not read these registers.

Fig. 4.8 Structure of A-D conversion high-order register


Transmit buffer register 1,2



Note: This register is assigned to the same address as the receive buffer register. This register cannot be read.

Fig. 4.9 Structure of Transmit buffer register/Receive buffer register 1

Receive buffer register 1,2




Note: This register is assigned to the same address as the transmit buffer register. This register cannot be written to.

Fig. 4.10 Structure of Transmit buffer register/Receive buffer register 2



Serial I/O1 status register and Serial I/O2 status register



Note: Writing to this register sets all the error flags OE, PE, FE and SE to "1".

Fig. 4.11 Structure of Serial I/O1 status register and Serial I/O2 status register

Timer 1 register




Fig. 4.12 Structure of Timer 1 register

Timer 2 register




Fig. 4.13 Structure of Timer 2 register

Timer 3 register




Fig. 4.14 Structure of Timer 3 register

Timer 4 register




Fig. 4.15 Structure of Timer 4 register




Fig. 4.16 Structure of PWM01 register




Fig. 4.17 Structure of Timer 12 mode register




Fig. 4.18 Structure of Timer 34 mode register





Fig. 4.19 Structure of Compare register (low-order, high-order)


Timer X low-order register , Timer X high-order register



Note: When writing to this register in the PWM mode or the IGBT mode, write to the following registers in the order as shown below; the compare register (high- and low-order), the timer X register (low-order), the timer X register (high-order).

Fig. 4.20 Structure of Timer X low-order register , Timer X high-order register

Timer X register (Extend)



Notes:

- When a value is set to this register after reset, timer X operates as the 18-bit counter.
- When writing to this register in the timer mode, the pulse output mode, the event counter mode, and the pulse width measurement mode, write to the following registers in the order as shown below; the timer X register (extension), the timer X register (low-order), the timer X register (high-order).  
When reading value from this register in all modes, read the following registers in the order as shown below, the timer X register (extension), timer X register (high-order), timer X register (low-order).
- In the IGBT and PWM output modes, do not write "1" to this register. Also, when "1" is already written to this register, be sure to write "0" to this register before using.

Fig. 4.21 Structure of Timer X register (Extend)




Fig. 4.22 Structure of Timer Y low-order register, Timer Y high-order register




Fig. 4.23 Structure of Timer X mode register





Fig. 4.24 Structure of Timer Y mode register

Table 4.1 CNTR1 active edge switch bit function

Timer Y operation mode	Set value	Timer function selection	CNTR1 interrupt request occurrence source
Timer mode	"0"	-	CNTR1 input signal falling edge (No influence to timer count)
	"1"	-	CNTR1 input signal rising edge (No influence to timer count)
Period measurement mode	"0"	Measures the falling edge to falling edge	Input signal falling edge
	"1"	Measures the rising edge to rising edge	Input signal rising edge
Event counter mode	"0"	Count at rising edge	Input signal falling edge
	"1"	Count at falling edge	Input signal rising edge
Pulse width HL continuously measurement mode	"0"	Measures "H" and "L" pulse widths	Input signal falling and rising edges
	"1"		

Watchdog timer control register




Note: The watchdog timer is set to "FF16" by writing to this register.

Fig. 4.25 Structure of Watchdog timer control register



LCD power control register




Notes:

- When voltage is applied to VL1 to VL3 by using the external resistor, write "102" to dividing resistor for LCD power selection bits.
- Setting to the VL pin input selection bit (VLSEL) = "1" has the most priority than setting to the port P2 direction register (address 000516) and segment output disable register 2 (address 0FFA16).
- When the LCD drive control circuit is use dat VL3 = Vcc, apply Vcc to VL3 pin and write "1" to VL3 connection bit.

Fig. 4.26 Structure of LCD power control register

LCD mode register



Note: LCDCK is a clock for an LCD timing controller.

Fig. 4.27 Structure of LCD mode register

Interrupt edge selection register




Fig. 4.28 Structure of Interrupt edge selection register

CPU mode register




Fig. 4.29 Structure of CPU mode register

Interrupt request register 1




Fig. 4.30 Structure of Interrupt request register 1

Interrupt request register 2




Fig. 4.31 Structure of Interrupt request register 2




Fig. 4.32 Structure of Interrupt control register 1





Fig. 4.33 Structure of Interrupt request register 2

LCD display RAM

address	bit	7	6	5	4	3	2	1	0	reset	RW
		COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0		
0040 <sub>16</sub>	LRAM0	SEG1				SEG0				Undefined	RW
0041 <sub>16</sub>	LRAM1	SEG3				SEG2				Undefined	RW
0042 <sub>16</sub>	LRAM2	SEG5				SEG4				Undefined	RW
0043 <sub>16</sub>	LRAM3	SEG7				SEG6				Undefined	RW
0044 <sub>16</sub>	LRAM4	SEG9				SEG8				Undefined	RW
0045 <sub>16</sub>	LRAM5	SEG11				SEG10				Undefined	RW
0046 <sub>16</sub>	LRAM6	SEG13				SEG12				Undefined	RW
0047 <sub>16</sub>	LRAM7	SEG15				SEG14				Undefined	RW
0048 <sub>16</sub>	LRAM8	SEG17				SEG16				Undefined	RW
0049 <sub>16</sub>	LRAM9	SEG19				SEG18				Undefined	RW
004A <sub>16</sub>	LRAM10	SEG21				SEG20				Undefined	RW
004B <sub>16</sub>	LRAM11	SEG23				SEG22				Undefined	RW

Fig. 4.34 LCD display RAM

Serial I/O1 control register



Notes:

1.  $f(X_{CIN})$  in low speed mode
2.  $f(X_{CIN})/4$  in low speed mode

Fig. 4.35 Structure of Serial I/O1 control register

UART1 control register





Fig. 4.36 Structure of UART1 control register


Baud rate generator i



Note: Only write to this register while transmit/receive operation is stopped.

Fig. 4.37 Structure of Baud rate generator i (i=1,2)

Serial I/O2 control register



Notes:

1. f(X<sub>CIN</sub>) in low speed mode
2. f(X<sub>CIN</sub>)/4 in low speed mode

Fig. 4.38 Structure of Serial I/O2 control register




Fig. 4.39 Structure of UART2 control register




Fig. 4.40 Structure of Oscillation output control register






Fig. 4.41 Structure of PULL register




Fig. 4.42 Structure of Key input control register

Timer 1234 mode register




Fig. 4.43 Structure of Timer 1234 mode register




Fig. 4.44 Structure of Timer X control register

Table 4.2 CNTR<sub>1</sub> active edge switch bit function

Timer X operation mode	Set value b7 b6	Timer function / CNTR <sub>0</sub> pin function	CNTR <sub>0</sub> interrupt request occurrence source
Timer mode	0 0	External interrupt pin	CNTR <sub>0</sub> input signal falling edge (No influence to timer count)
	0 1		CNTR <sub>0</sub> input signal rising edge (No influence to timer count)
	1 0		Input signal falling and rising edges (No influence to timer count)
	1 1		Input signal falling and rising edges (No influence to timer count)
Pulse output mode	0 0		Input signal falling edge (No influence to timer count)
	0 1		Input signal rising edges (No influence to timer count)
	1 0		Input signal falling and rising edges (No influence to timer count)
	1 1		Input signal falling and rising edges (No influence to timer count)
IGBT output mode	0 0		Input signal falling edge (No influence to timer count)
	0 1		Input signal rising edges (No influence to timer count)
	1 0		Input signal falling and rising edges (No influence to timer count)
	1 1		Input signal falling and rising edges (No influence to timer count)
PWM mode	0 0		Input signal falling edge (No influence to timer count)
	0 1		Input signal rising edges (No influence to timer count)
	1 0		Input signal falling and rising edges (No influence to timer count)
	1 1		Input signal falling and rising edges (No influence to timer count)
Event counter mode	0 0	Count at rising edge	Input signal falling edge
	0 1	Count at falling edge	Input signal rising edge
	1 0	Count at both edges	Input signal falling and rising edges
	1 1	Count at both edges	Input signal falling and rising edges
Pulse width measurement mode	0 0	Measure "H" pulse width	Input signal falling edge
	0 1	Measure "L" pulse width	Input signal rising edge
	1 0	Not available (Note)	
	1 1	Not available (Note)	

Note: In pulse width measurement mode, set bit 7 of CNTR<sub>0</sub> active edge switch bit to "0".




Fig. 4.45 Structure of Timer 12 frequency division selection register




Fig. 4.46 Structure of Timer 34 frequency division selection register




Fig. 4.47 Structure of Timer XY frequency division selection register




Fig. 4.48 Structure of Segment output disable register 0

When port P1 direction register is set as output mode

Segment output disable register 1




Fig. 4.49 Structure of Segment output disable register 1

When port P2 direction register is set as output mode

Segment output disable register 2





Fig. 4.50 Structure of Segment output disable register 2

When port Pi (i = 0-2) direction register is set as input mode

Segment output disable register i



Note: In the port set as output mode, a pull-up resistor is not connected.

Fig. 4.51 Structure of Segment output disable register i (i=0 to 2)

Timer Y mode register 2





Fig. 4.52 Structure of Timer Y mode register 2

Flash memory control register



Notes:

1. The contents of flash memory control register are "XXX00001" just after reset release.
2. For this bit to be set to "1", the user needs to write "0" and then "1" to it in succession. Use the control program in the RAM for write to this bit.
3. This bit is valid when the CPU rewrite mode select bit is "1". Set this bit 3 to "0" subsequently after setting bit 3 to "1".

Fig. 4.53 Structure of Flash memory control register



## 5. Reference

Renesas Technology Corporation Semiconductor Home Page  
<http://www.renesas.com>

E-mail Support  
E-mail:[support\\_apl@renesas.com](mailto:support_apl@renesas.com)

Data Sheet  
38C2 Group (A version) Data sheet  
(Use the latest version on the home page: <http://www.renesas.com>)

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Jul.20.04	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.