

Binary Sequence Detector
SLG46537

The application note gives step-by-step guidelines for creating a binary sequence detector.
The application note comes complete with design files which can be found in the Reference section.

Contents

| | |
|--|----|
| 1. Terms and Definitions | 2 |
| 2. References..... | 2 |
| 3. Introduction | 2 |
| 4. State Machine Design..... | 2 |
| 5. Logic Design | 3 |
| 6. Implementation | 5 |
| 7. Flip – Flop based Implementation..... | 5 |
| 8. ASM based implementation..... | 6 |
| 9. Test and Conclusion | 9 |
| 10. Conclusion | 10 |
| 11. Revision History | 11 |

Figures

| | |
|--|----|
| Figure 1: State Diagram..... | 3 |
| Figure 2: Flip-Flop based block diagram | 5 |
| Figure 3: LUT2 Configuration | 5 |
| Figure 4: LUT3 Configuration | 6 |
| Figure 5: LUT0 Configuration | 6 |
| Figure 6: ASM based block diagram | 7 |
| Figure 7: ASM Configuration | 8 |
| Figure 8: DFF Configuration | 8 |
| Figure 9: DFF Configuration | 9 |
| Figure 10: Wrong Sequence - FF based implementation..... | 9 |
| Figure 11: Right Sequence - FF based implementation..... | 10 |
| Figure 12: Wrong Sequence - ASM based implementation | 10 |
| Figure 13: Right Sequence – ASM based implementation..... | 10 |

Tables

| | |
|---------------------------------|---|
| Table 1. Transition Table | 3 |
| Table 2. D0 Truth Table..... | 4 |

| | |
|-------------------------------|---|
| Table 3. D1 Truth Table | 4 |
| Table 4. Z Truth Table | 4 |

1. Terms and Definitions

| | |
|-----|----------------------------|
| ASM | Asynchronous State Machine |
| DFF | D Flip-Flop |
| LUT | Look-up Table |

2. References

For related documents and software, please visit:

[GreenPAK Programmable Mixed-Signal Products | Renesas](#)

Download our free Go Configure Software Hub [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Renesas provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Renesas IC.

[1] [Go Configure Software Hub](#), Software Download and User Guide, Renesas Electronics

[2] [AN-1139 Binary Sequence Detector.gp](#), GreenPAK Design File, Renesas Electronics

[3] [GreenPAK Development Tools](#), GreenPAK Development Tools Webpage, Renesas Electronics

[4] [Application Notes](#), GreenPAK Application Notes Webpage, Renesas Electronics

[5] [SLG46537 Datasheet](#), Renesas Electronics

3. Introduction

In baseband digital communication channels, binary serial transmission is the most prevalent way to share information between transmitters and receivers. These serial channels are used in networks where computers, embedded systems and even IoT (Internet of Things) devices can be connected via a number of standard protocol implementations, such as TCP, UDP, RS232, etc.

In channels where binary data is sent one bit at a time at high data rates, the binary transmission is referred to as a stream and the carried information is called a packet. The challenge of this type of transmission is defining the start and end of the transmission. In general, flags are used to allow the receiver to identify the start and end of the packet.

To achieve this objective, bit sequences are defined to identify the beginning and ending of a message and they are used to set or clear the flags. Binary sequence detectors are used to detect these sequences at the receiving end.

This application note shows how to implement a design using the GreenPAK based on a state machine. In this example, the pattern “101” gets detected from a binary stream.

4. State Machine Design

In digital design, there are Combinational circuits and Sequential circuits. The former operate using only logic functions of the inputs, without any dependency on previous states. Whereas, in the latter category of circuits, the output at any stage is dependent on the previous states, which means that certain memory elements are involved in the circuit.

Binary Sequence Detector

That's the case in binary sequence detectors as well, where previous bits have to be used to detect the desired sequence.

In Sequential circuit design, it is important to define whether the output of the system depends only on the present state, or if it also depends on the current input. These two structural possibilities are known respectively as Moore or Mealy state machines. In Moore machines, the output depends only on the present state and doesn't care about the current input. In Mealy machines, the output depends both on the present state and the current input. Moore machines are safer to use since outputs do not change asynchronously to a clock. This application note uses Moore machines.

In this example, the pattern "101" is detected in a binary stream (X is the input). When the sequence has not yet been detected, the output of the system will stay at a low level. When the sequence gets detected, the output turns to high until a 0 is found in the stream.

In Figure 1, the Moore state diagram is shown.

State 0 (S_0) is the first state. Here, the system waits with 0 as output until the first 1 of the sequence is detected. In that case, it goes to state 1 (S_1), where it stays until a 0 is received. This is because the system can receive a stream like "11111101". When a 0 is detected, we reach state 2 (S_2). This is the final decision state. If a '0' is detected here, it means that the sequence was "100" (which wasn't the desired pattern) so the machine gets reset to state 0. If we detect a '1' here, it means that the desired pattern was received which sets the machine to state 3 (S_3), with a high level (1) at the output. The system waits in state 3 until a '0' is received.




Figure 1: State Diagram

5. Logic Design

From the State Diagram shown in previous section the following transition table can be obtained (See Table 1).

Table 1. Transition Table

| Actual State | Next State | | Output |
|--------------|------------|-------|--------|
| | X = 0 | X = 1 | |
| S_0 | S_0 | S_1 | 0 |
| S_1 | S_2 | S_1 | 0 |
| S_2 | S_0 | S_3 | 0 |
| S_3 | S_0 | S_3 | 1 |

Binary Sequence Detector

It can be concluded that, because of the implementation comprising 4 states, the design will require 2 flip-flops. All of GreenPAK ICs have D-type flip-flops, so if the selected GreenPak doesn't have the Asynchronous State Machine (ASM) Module, then the implementation must generate the functions for the flip-flops inputs.

The logic functions depend both on the stream input and on the previous states, hence they are functions of X and Q1/Q0 (The flip-flop outputs). For the first flip-flop (Q0 output), the truth table of the logic function must look like the one shown in [Table 2](#).

Table 2. D0 Truth Table

| Q1 | Q0 | X | D0 |
|----|----|---|----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

For the second flip-flop (Q1 output), the truth table of the logic function is shown in [Table 3](#).

Table 3. D1 Truth Table

| Q1 | Q0 | X | D1 |
|----|----|---|----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

Finally, for the system output (Z), the truth table of the logic function is shown in [Table 4](#).

Table 4. Z Truth Table

| Q1 | Q0 | Z |
|----|----|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

6. Implementation

We can implement GreenPAK design in various ways depending on the resources available in the particular GreenPAK version. We will explore implementations using GreenPAK Flip-flops, as well as the built-in ASM (Asynchronous State Machine) available in some GreenPAK's.

7. Flip – Flop based Implementation

In this case, 2 flip-flops and 3 lookup tables are used. Figure 2 shows the block diagram.

In the figure, it can be seen that the input (X) is mapped to PIN 2, the clock input is mapped to PIN 3 (which is also connected to the clock input of the rising-edge-triggered flip-flops) and the output is connected to PIN 8. PIN 2 and PIN 3 are configured as Digital – In without a Schmitt trigger and without a resistor. PIN 8 is used as an output, with its Output Enable tied to VDD.

The logic function of the input of DFF0 is implemented as a LUT2; its configuration is shown in Figure 3.

The logic function corresponding to the input of DFF1 is implemented as a LUT3, it is configured as shown in Figure 4.




Figure 2: Flip-Flop based block diagram

| 3-bit LUT2 | | | | |
|------------|-----|-----|-----|-----|
| IN3 | IN2 | IN1 | IN0 | OUT |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

Standard gates: Defined by user, Regular shape

Buttons: All to 0, All to 1, Invert

Figure 3: LUT2 Configuration

| 3-bit LUT3 | | | | |
|------------|-----|-----|-----|-----|
| IN3 | IN2 | IN1 | IN0 | OUT |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

Standard gates:

Defined by user Regular shape

Figure 4: LUT3 Configuration

Finally, the output logic function is implemented using LUT0, because we only need 2 bits in our input. The configuration can be seen in Figure 5.

| 2-bit LUT0 | | | | |
|------------|-----|-----|-----|-----|
| IN3 | IN2 | IN1 | IN0 | OUT |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

Standard gates:

AND Regular shape

Figure 5: LUT0 Configuration

8. ASM based implementation

This design is based on the ASM (Asynchronous State Machine) Module available in GreenPak5. Because of the synchronous nature of the implemented system, the asynchronous nature of this module must be considered. The block diagram is shown in Figure 6.

In this figure, it can be seen that the input (X) is mapped to PIN 4, the clock input is mapped to PIN 3 and the output is connected to PIN 10. PIN 3 and PIN 4 are configured as Digital – In with Schmitt trigger and without a resistor.




Figure 6: ASM based block diagram

PIN 10 is used as an output, with its Output Enable tied to VDD.

It's important to explain the presence of the D-type flip-flops. Because of the level-sensitive and active-high transition inputs of the ASM, flip-flops with nReset input are used to obtain a high level only when the desired transition has to be done.

Each flip-flop is reset when the corresponding state is not active (hence the output is low). When the corresponding state is active, the ASM output turns to high and the flip-flop becomes active.

A high level should be obtained at the output of the FF only when there is a rising-edge on the clock and the corresponding state of the input. To achieve this, an inversion of the signal is done with 2-bit LUT1. This helps in obtaining a high level for the transitions where the input will be low. With this scheme, the ASM is able to perform with synchronous behavior.

Based on the state machine shown in Figure 1, the ASM is configured using the ASM Editor. The outputs of the states are high only when the machine is on the corresponding state. This can be seen in Figure 7.




Figure 7: ASM Configuration

In Figure 8, the D flip-flop configurations are shown.

DFF3 output should be 1 only when a rising edge is detected, X is high and State 0 is active; hence the transition from State 0 to State 1 is done only when these conditions are met.

DFF4 output is high when the corresponding edge is detected, X is 0 (the inverted signal is high) and State 1 is active. This output handles the transition from State 1 to State 2.

3-bit LUT1/DFF/LATCH4

Type: DFF / LATCH

Mode: DFF

nSET/nRESET option: nRESET

Initial polarity: Low

Q output polarity: Non-inverted (Q)

Information

Normal operation

| D | CK | Q(t) | nQ(t) |
|---|----|-------|-------|
| 0 | ↑ | 0 | 1 |
| 0 | ↓ | t - 1 | t - 1 |
| 1 | ↑ | 1 | 0 |
| 1 | ↓ | t - 1 | t - 1 |

t - 1 - previous state;
 nRESET = 0 => Q = 0; nQ = 1;
 nRESET = 1 => normal operation;
 nSET = 0 => Q = 1; nQ = 0;
 nSET = 1 => normal operation;

Figure 8: DFF Configuration

DFF5 controls the transition from State 2 to State 0, so it's configured to set its output high when a rising edge of clock is detected with a 0 in X and when state 2 active. DFF6 is the complement of DFFX. It controls the transition from State 2 to State 3, so its output is high when a rising edge is detected with a 1 in X and when state 2 active.

Binary Sequence Detector

Finally, DFF7 handles the transition from State 3 to State 0. It's high only when a rising edge is detected and when X is 0 with State 3 being active.

The output of this design is connected directly to the output of State 3 in the ASM because it must be high only when the state machine is on State 3.

| D | CK | Q(t) | nQ(t) |
|---|----|-------|-------|
| 0 | ↑ | 0 | 1 |
| 0 | ↓ | t - 1 | t - 1 |
| 1 | ↑ | 1 | 0 |
| 1 | ↓ | t - 1 | t - 1 |

t - 1 - previous state;
nRESET = 0 => Q = 0; nQ = 1;
nRESET = 1 => normal operation;
nSET = 0 => Q = 1; nQ = 0;
nSET = 1 => normal operation;

Figure 9: DFF Configuration

9. Test and Conclusion

Both designs presented in this application note were tested with a logic analyzer while capturing the inputs and the output.

Figure 10 and Figure 11 show the signals for the first implementation. In the figures, channel 1 is the clock, channel 2 is the input and channel 3 is the output




Figure 10: Wrong Sequence - FF based implementation




Figure 11: Right Sequence - FF based implementation

In Figure 10, the “101” sequence is not present at the input so the output is always 0. In Figure 11, the “101” sequence gets detected (it starts at the second rising edge of clock) and the output is turned to high until a low level at the input is detected.

Figure 12 and Figure 13 show the signals for the second implementation. Again, channel 1 is the clock, channel 2 is the input and channel 3 is the output.

In Figure 12, the “101” sequence is not present at the input so the output stays at 0. In Figure 13, the “101” sequence gets detected (it starts at the fourth rising edge of clock) and the output turns to high until a low level at the input is detected.




Figure 12: Wrong Sequence - ASM based implementation




Figure 13: Right Sequence – ASM based implementation

10. Conclusion

In this application note, two versions of a binary sequence detector were implemented using the capabilities of the GreenPAK ICs. In the first implementation, flip-flops and LUTs were used, while in the second one, an ASM, Flip-Flops and LUTs were used.

It's important to note the synchronous use of the ASM with the additional flip-flops. If the binary sequence is short (as it is in this example), a Flip-Flop based implementation can be simpler than one based on the ASM. For more complex designs, using the ASM may be more efficient.

11. Revision History

| Revision | Date | Description |
|----------|-------------------|---|
| 1.00 | November 14, 2016 | Initial release. |
| 2.00 | April 30, 2026 | The part number has been changed from SLG46531V to SLG46537V. |

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.