# RENESAS

### NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL97649AR5566

### ISL97649A

TFT-LCD Supply + DCP + VCOM Amplifier + Gate Pulse Modulator + RESET

FN7928 Rev 3.00 June 27, 2013

DATASHEET

The ISL97649A is an integrated power management IC (PMIC) for TFT-LCDs used in notebooks, tablet PCs, and monitors. The device integrates a boost converter for generating A<sub>VDD</sub>, an LDO for VLOGIC. VON and VOFF are generated by a charge pump driven by the switch node of the boost. The ISL97649A also includes a V<sub>ON</sub> slice circuit, reset function, and a high performance VCOM amplifier with DCP (Digitally Controlled Potentiometer) that is used as a VCOM calibrator.

The AVDD boost converter features a 1.5A/0.18  $\Omega$  boost FET with 600/1200kHz switching frequency.

The logic LDO includes a 350mA FET for driving the low voltage needed by external digital circuitry.

The gate pulse modulator can control the gate voltage up to 30V, and both the rate and slew delay times are selectable.

The supply monitor generates a reset signal when the system is powered down.

It provides a programmable VCOM with I<sup>2</sup>C interface. One VCOM amplifier is also integrated in the chip. The output of the VCOM is powered up with the voltage at the last programmed 8-bit EEPROM setting.


### **Features**

- 2.5V to 5.5V input
- + 1.5A, 0.18 $\Omega$  integrated boost FET
- +  $V_{ON} \! / \! v_{OFF}$  supplies generated by charge pumps driven by the boost switch node
- LDO for VLOGIC channel
- 600/1200kHz selectable switching frequency
- · Integrated gate pulse modulator
- · Reset signal generated by supply monitor
- Integrated VCOM amplifier
- DCP
  - I<sup>2</sup>C serial interface, address: 0101000, MSB left
  - Wiper position stored in 8-bit nonvolatile memory and recalled on power-up
  - Endurance, 1,000 data changes per bit
- UVLO, UVP, OVP, OCP, and OTP protection
- Pb-free (RoHS compliant)
- 28 Ld 4x5 QFN

### Applications

• LCD notebook, tablet, and monitor


## **Pin Configuration**



FN7928 Rev 3.00 June 27, 2013



### **Application Diagram**



## **Pin Descriptions**

1 2 3 4 5 6 7 8 9	FB PGND CE RE VGH VGHM VFLK VDPM GPM_LO AVDD	AVDD boost converter feedback. Connect to the center of a voltage divider between AVDD and GND to set the AVDD voltage.Power groundGate Pulse Modulator Delay Control. Connect a capacitor between this pin and GND to set the delay time.Gate Pulse Modulator Slew Control. Connect a resistor between this pin and GND to set the falling slew rate.Gate Pulse Modulator High Voltage Input. Place a 0.1μF decoupling capacitor close to the VGH pin.Gate Pulse Modulator Output for gate driver ICGate Pulse Modulator Control input from T <sub>CON</sub> Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A currentsource charges the capacitor on VDPM.Gate Pulse Modulator Low Voltage Input; place a 0.47μF decoupling capacitor close to the GPM_LO pin.
3 4 5 6 7 8	CE RE VGH VGHM VFLK VDPM GPM_LO	Gate Pulse Modulator Delay Control. Connect a capacitor between this pin and GND to set the delay time. Gate Pulse Modulator Slew Control. Connect a resistor between this pin and GND to set the falling slew rate. Gate Pulse Modulator High Voltage Input. Place a 0.1µF decoupling capacitor close to the VGH pin. Gate Pulse Modulator Output for gate driver IC Gate Pulse Modulator Control input from T <sub>CON</sub> Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
4 5 6 7 8	RE VGH VGHM VFLK VDPM GPM_LO	Gate Pulse Modulator Slew Control. Connect a resistor between this pin and GND to set the falling slew rate. Gate Pulse Modulator High Voltage Input. Place a 0.1µF decoupling capacitor close to the VGH pin. Gate Pulse Modulator Output for gate driver IC Gate Pulse Modulator Control input from T <sub>CON</sub> Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
5 6 7 8	VGH VGHM VFLK VDPM GPM_LO	Gate Pulse Modulator High Voltage Input. Place a 0.1µF decoupling capacitor close to the VGH pin. Gate Pulse Modulator Output for gate driver IC Gate Pulse Modulator Control input from T <sub>CON</sub> Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
6 7 8	VGHM VFLK VDPM GPM_LO	Gate Pulse Modulator Output for gate driver IC Gate Pulse Modulator Control input from T <sub>CON</sub> Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
7 8	VFLK VDPM GPM_LO	Gate Pulse Modulator Control input from T <sub>CON</sub> Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
8	VDPM GPM_LO	Gate Pulse Modulator Enable. Connect a capacitor from VDPM to GND to set the delay time before GPM is enabled. A current source charges the capacitor on VDPM.
	GPM_LO	source charges the capacitor on VDPM.
9	_	Gate Pulse Modulator Low Voltage Input; place a 0.47µF decoupling capacitor close to the GPM_LO pin.
	AVDD	
10		DCP and VCOM amplifier high voltage analog supply; place a 0.47µF decoupling capacitor close to the AVDD pin.
11	SCL	I <sup>2</sup> C comparable clock input
12	SDA	I <sup>2</sup> C compatible serial bidirectional data line
13	POS	VCOM Amplifier Non-inverting input
14	RSET	DCP sink current adjustment pin; connect a resistor between this pin and GND to set the resolution of the DCP output voltage.
15	VOUT	VCOM Amplifier output
16	NEG	VCOM Amplifier inverting input
17	VDIV	Voltage detector threshold. Connect to the center of a resistive divider between V <sub>IN</sub> and GND.
18	ADJ	VLOGIC LDO feedback. Connect to the center of a resistive divider between L_OUT and GND to set V <sub>Logic</sub> voltage for T <sub>CON</sub> .
19	RESET	Voltage detector reset output
20	L_OUT	LDO output. Connect at least one 1µF capacitor to GND for stable operation.
21	CD2	Voltage detector rising edge delay. Connect a capacitor between this pin and GND to set the rising edge delay.
22	L_IN	LDO input. Connect a 1µF decoupling capacitor close to this pin.
23	SS	Boost Converter Soft-Start. Connect a capacitor between this pin and GND to set the soft-start time.
24	COMP	Boost converter compensation pin. Connect a series resistor and capacitor between this pin and GND to optimize transient response and stability.
25	FREQ	Boost Converter frequency select; pull it to logic high to operate boost at 1.2MHz. Connect this pin to GND to operate boost at 600kHz.
26	VIN	IC input supply. Connect a 0.1µF decoupling capacitor close to this pin.
27	LX	AVDD boost converter switching node
28	EN	AVDD enable pin

## **Ordering Information**

	ART NUMBER	PART	V <sub>IN</sub> RANGE	TEMP RANGE	PACKAGE	PKG.
	(Notes 2, 3)	MARKING	(V)	(°C)	(Pb-free)	DWG. #
ISL97649AIR	Z (Note 1)	97649 AIRZ	2.5 to 5.5	-40 to +85	28 Ld 4x5 QFN	L28.4x5A

NOTES:

1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

 These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for ISL97649A For more information on MSL please see techbrief TB363.



## **Table of Contents**

Pin Configuration	
Application Diagram	2
Pin Descriptions	
Ordering Information	3
Table of Contents	4
Absolute Maximum Ratings	5
Thermal Information	5
Recommended Operating Conditions	5
Electrical Specifications	5
Typical Performance Curves	9
Applications Information	1
Enable Control	.1
Frequency Selection	
Soft-Start	.1
Operation	1
Capacitor	.1
Inductor	.1
Rectifier Diode	.1
Output Capacitor	.2
Compensation	
Linear Regulator (LDO)	
Supply Monitor Circuit	
Gate Pulse Modulator Circuit	
VGH/VGL Charge Pump 1	
VCOM Amplifier	
DCP Memory Description	
I2C Serial Interface	
Protocol Conventions	
Write Operation	
Data Protection	
Read Operation	
Communication with ISL97649A	
Register Description: Access Control	
Register Description: IVP and WR	
Initial VCOM Setting	
Start-up Sequence	
Layout Recommendation	
Revision History	
About Intersil	
Package Outline Drawing	2

#### **Absolute Maximum Ratings**

RE, VGHM, GPM_LO and VGH to GND0.3 to +36\
LX, AVDD, POS, NEG, VOUT to GND
Voltage Between GND and PGND ±0.5
All Other Pins to GND
ESD Rating
Human Body Model (Tested per JESD22-A114E)
Machine Model (Tested per JESD22-A115-A)
Charged Device Model (Tested per JESD22-C101) 1k\

#### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
28 Ld 4x5 QFN Package (Notes 4, 5)	38	4.5
Ambient Temperature		-40°C to +85°C
Functional Junction Temperature	4	10°C to +150°C
Storage Temperature	€	65°C to +150°C
Lead Temperature During Soldering		+260°C
Pb-Free Reflow Profile		. see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

#### **Recommended Operating Conditions**

Temperature40°C to +85	°C
Supply Voltage	5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 5. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

## **Electrical Specifications** VIN = ENABLE = 3.3V, $A_{VDD}$ = 8V, $V_{LDO}$ = 2.5V, $V_{ON}$ = 24V, $V_{OFF}$ = -6V. Boldface limits apply over the operating temperature range, -40°C to +85°C.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNITS
GENERAL	•	·			<u>.</u>	
VIN	V <sub>IN</sub> Supply Voltage Range		2.5	3.3	5.5	v
Is_dis	V <sub>IN</sub> Supply Currents when Disabled	VIN < UVLO		390	500	μA
ls	V <sub>IN</sub> Supply Currents	ENABLE = 3.3V, overdrive AVDD and VGH		0.7	1.0	mA
IEBABLE	ENABLE Pin Current	ENABLE = OV		0		μA
LOGIC INPUT	CHARACTERISTICS - ENABLE, FLK, SC	L, SDA, FREQ			1	
VIL	Low Voltage Threshold				0.65	v
VIH	High Voltage Threshold		1.75			v
R <sub>IL</sub>	Pull-Down Resistor	Enable, FLK, FREQ	0.85	1.25	1.65	MΩ
INTERNAL O	SCILLATOR				1	
FOSC	Switching Frequencies	FREQ = low, T <sub>A</sub> = +25°C	550	600	650	kHz
		FREQ = high, T <sub>A</sub> = +25°C	1100	1200	1300	kHz
AVDD BOOS	T REGULATOR				1	1
DAVDD/ DIOUT	AVDD Load Regulation	50mA < I <sub>LOAD</sub> < 250mA		0.2		%
DAVDD/ DVIN	AVDD Line Regulation	I <sub>LOAD</sub> = 150mA, 2.5V < V <sub>IN</sub> < 5.5V		0.15		%
V <sub>FB</sub>	Feedback Voltage (V <sub>FB</sub> )	I <sub>LOAD</sub> = 100mA, T <sub>A</sub> = +25°C	0.792	0.8	0.808	v
I <sub>FB</sub>	FB Input Bias Current				100	nA
r <sub>DS(ON)</sub>	Switch ON-resistance	T <sub>A</sub> = +25°C		180	230	mΩ
ILIM	Switch Current Limit		1.125	1.5	1.875	Α
D <sub>MAX</sub>	Max Duty Cycle	Freq = 1.2MHz	80	90		%
EFF		Freq = 1.2MHz, IAVDD = 100mA		91		%



**Electrical Specifications** VIN = ENABLE = 3.3V,  $A_{VDD} = 8V$ ,  $V_{LDO} = 2.5V$ ,  $V_{ON} = 24V$ ,  $V_{OFF} = -6V$ . Boldface limits apply over the operating temperature range, -40 °C to +85 °C. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNITS
LDO REGULA	TOR					4
DV <sub>LDO</sub> / DV <sub>IN</sub>	Line Regulation	ILDO = 1mA, 3.0V < V <sub>IN1</sub> < 5.5V		1		mV/V
DV <sub>LDO</sub> / DI <sub>OUT</sub>	Load Regulation	1mA < ILD0 < 350mA		0.2		%
V <sub>DO</sub>	Dropout Voltage	Output drops by 2%, ILDO = 350mA		225	300	mV
ILIML	Current Limit	Output drops by 5%	330	425		mA
V <sub>ADJ</sub>	ADJ Reference Voltage	I <sub>LOAD</sub> = 50mA, T <sub>A</sub> = +25 °C	0.792	0.8	0.808	v
I <sub>ADJ</sub>	ADJ Input Bias Current				0.1	μA
GATE PULSE	MODULATOR					
V <sub>GH</sub>	VGH Voltage		7		33	v
VIH_VDPM	VDPM Enable Threshold		1.13	1.215	1.30	v
I <sub>VGH</sub>	VGH Input Current	VFLK = 0		125		μA
		RE = 100kΩ, VFLK = VIN		27.5		μA
V <sub>GPM_LO</sub>	GPM_LO Voltage		2		VGH-2	v
I <sub>GPM_LO</sub>	VGPM_LO Input Current		-2	0.1	2	μA
VCE <sub>th1</sub>	CE Threshold Voltage 1			0.6xVIN	0.8xVIN	v
VCE <sub>th2</sub>	CE Threshold Voltage 2			1.215		v
ICE	CE Current			100		μA
R <sub>VGHM_PD</sub>	VGHM Pull-down Resistance			1.1		kΩ
R <sub>ONVGH</sub>	VGH to VGHM On Resistance			23		Ω
IDPM	VDPM Charge Current			10		μA
SUPPLY MON	ITOR				l	<u>I</u>
VIH_VDIV	VDIV High Threshold	VDIV rising	1.265	1.280	1.295	v
V <sub>IL_VDIV</sub>	VDIV Low Threshold	VDIV falling	1.21	1.222	1.234	v
VthCD2	CD2 Threshold voltage		1.200	1.217	1.234	v
I <sub>CD2</sub>	CD2 Charge Current			10		μA
R <sub>IL_RESET</sub>	RESET Pull-Down Resistance			650		Ω
	RESET Delay on the Rising Edge			121.7k* CD		S
VCOM AMPLI	FIER R <sub>LOAD</sub> = 10k, C <sub>LOAD</sub> = 10pF, Unle	ess Otherwise Stated				
I <sub>S_com</sub>	VCOM Amplifier Supply Current			0.7	1.08	mA
V <sub>OS</sub>	Offset Voltage			2.5	15	mV
I <sub>B</sub>	Non-inverting Input Bias Current			0		nA
CMIR	Common Mode Input Voltage Range		0		AVDD	v
CMRR	Common-Mode Rejection Ratio		60	75		dB
PSRR	Power Supply Rejection Ratio		70	85		dB
V <sub>OH</sub>	Output Voltage Swing High	I <sub>OUT</sub> (source) = 0.1mA		AVDD - 1.39		mV
		I <sub>OUT</sub> (source) = 75mA		AVDD - 1.27		v
V <sub>OL</sub>	Output Voltage Swing Low	I <sub>OUT</sub> (sink) = 0.1mA		1.2		mV
		I <sub>OUT</sub> (sink) = 75mA		1		v



<b>Electrical Specifications</b>	VIN = ENABLE = 3.3V, $A_{VDD}$ = 8V, $V_{LD0}$ = 2.5V, $V_{ON}$ = 24V, $V_{OFF}$ = - 6V. Boldface limits apply over the
operating temperature range, -40°C to +	

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNITS
Isc	Output Short Circuit Current	Pull-up	150	225		mA
		Pull-down	150	200		mA
SR	Slew Rate			25		V/µs
BW	Gain Bandwidth	-3dB gain point		20		MHz
DIGITAL CON	ROLLED POTENTIOMETER				1	1
SET <sub>VR</sub> (Note 12)	SET Voltage Resolution			8		Bits
SET <sub>DNL</sub> (Note 8, 9, 14)	SET Differential Nonlinearity	T <sub>A</sub> = +25°C			±1	LSB
SET <sub>ZSE</sub> (Note 10, 14)	SET Zero-Scale Error	T <sub>A</sub> = +25°C			±2	LSB
SET <sub>FSE</sub> (Note 11,14)	SET Full-Scale Error	T <sub>A</sub> = +25°C			±8	LSB
IRSET	RSET Current				100	μΑ
AVDD to SET	AVDD to SET Voltage Attenuation			1:20		V/V
FAULT DETEC	TION THRESHOLD		I			
V <sub>UVLO</sub>	Undervoltage Lock out Threshold	PV <sub>IN</sub> rising	2.25	2.33	2.41	v
		PV <sub>IN</sub> falling	2.125	2.20	2.27	v
OVP <sub>AVDD</sub> (Note 13)	Boost Overvoltage Protection Off Threshold to Shutdown IC		15.0	15.5	16.0	v
T <sub>OFF</sub>	Thermal Shut-Down all Channels	Temperature rising		153		°C
POWER SEQU	IENCE TIMING				1	
t <sub>ss</sub> VLOGIC	VLOGIC Soft-start Time			0.45		ms
I <sub>ss</sub>	Boost Soft-start Current		3	5.5	8	μΑ

### Serial Interface Specifications For SCL and SDA Unless Otherwise Noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 14)	TYP (Note 7)	MAX (Note 14)	UNITS
f <sub>SCL</sub> (Note 6)	SCL Frequency				400	kHz
t <sub>iN</sub> (Note 6)	Pulse Width Suppression Time at SDA and SCL Inputs	Any pulse narrower than the max spec is suppressed			50	ns
t <sub>AA</sub>	SCL Falling Edge to SDA Output Data Valid	SCL falling edge crossing 30% of $V_{IN},$ until SDA exits the 30% to 70% of $V_{IN}$ window			480	ns
<sup>t</sup> BUF	Time the Bus Must be Free Before the Start of a New Transmission	SDA crossing 70% of $V_{CC}$ during a STOP condition, to SDA crossing 70% of $V_{IN}$ during the following START condition	480			ns
tLOW	Clock LOW Time	Measured at the 30% of $\mathrm{V}_{\mathrm{IN}}$ crossing	480			ns
t <sub>HIGH</sub>	Clock HIGH Time	Measured at the 70% of $\mathrm{V}_{\mathrm{IN}}$ crossing	400			ns
<sup>t</sup> su:sta	START Condition Set-up Time	SCL rising edge to SDA falling edge; both crossing 70% of $\rm V_{IN}$	480			ns
<sup>t</sup> hd:sta	START Condition Hold Time	From SDA falling edge crossing 30% of $\rm V_{IN}$ to SCL falling edge crossing 70% of $\rm V_{IN}$	400			ns



#### Serial Interface Specifications For SCL and SDA Unless Otherwise Noted. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 14)	TYP (Note 7)	MAX (Note 14)	UNITS
t <sub>su:dat</sub>	Input Data Set-up Time	From SDA exiting the 30% to 70% of $\rm V_{IN}$ window, to SCL rising edge crossing 30% of $\rm V_{IN}$	40			ns
t <sub>HD:DAT</sub>	Input Data Hold Time	From SCL rising edge crossing 70% of $V_{IN}$ to SDA entering the 30% to 70% of $V_{IN}$ window	0			ns
t <sub>SU:STO</sub>	STOP Condition Set-up Time	From SCL rising edge crossing 70% of $\rm V_{IN},$ to SDA rising edge crossing 30% of $\rm V_{IN}$	400			ns
thd:sto	STOP Condition Hold Time for Read, or Volatile Only Write	From SDA rising edge to SCL falling edge; both crossing 70% of V <sub>IN</sub>	400			ns
C <sub>SCL</sub>	Capacitive on SCL			5		pF
C <sub>SDA</sub>	Capacitive on SDA			5		pF
<sup>t</sup> wp	Non-Volatile Write Cycle Time			25		ms
	EEPROM Endurance	T <sub>A</sub> = +25°C		1		kCyc
	EEPROM Retention	T <sub>A</sub> = +25°C		88		kHrs

NOTES:

6. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

- 7. Typical values are for  $T_A = +25$  °C and  $V_{IN} = 3.3V$ .
- 8. LSB = I  $V_{255}$   $V_1I / 254$ .  $V_{255}$  and  $V_1$  are the measured voltages for the DCP register set to FF hex and 01 hex respectively.
- 9. DNL = I V<sub>i+1</sub> V<sub>i</sub> I / LSB-1,  $i \in [1, 255]$
- 10. ZS error =  $(V_1 VMIN) / LSB. VMIN = (VAVDD*R2) * [1-254*R1/(255*20*RSET)]/(R1+R2).$
- 11. FS error = (V<sub>255</sub> VMAX) / LSB. VMAX= (VAVDD\*R2) \* [1-0\*R1/(255\*20\*RSET)]/(R1+R2).
- 12. Established by design. Not a parametric spec.
- **13**. Boost will stop switching as soon as boost output reaches OVP threshold.
- 14. Compliance to limits is assured by characterization and design.



0.14

0.12 0.10

(\$ 0.08 ACDD (\$ 0.06

0.04

0.02 0.00

2.5

3.0

### **Typical Performance Curves**




FIGURE 1. AVDD EFFICIENCY vs I<sub>AVDD</sub>

I<sub>AVDD</sub> = 150mA

3.5

4.0

V<sub>IN</sub> (V)

FIGURE 3. AVDD LINE REGULATION vs VIN

4.5

5.0

5.5




FIGURE 2. AVDD LOAD REGULATION vs IAVDD




FIGURE 4. BOOST CONVERTER TRANSIENT RESPONSE




FIGURE 5. GPM CIRCUIT WAVEFORM




FIGURE 6. GPM CIRCUIT WAVEFORM



## Typical Performance Curves (Continued)




FIGURE 7. GPM CIRCUIT WAVEFORM




FIGURE 8. GPM CIRCUIT WAVEFORM




FIGURE 9.  $\rm V_{GHM}$  FOLLOWS  $\rm V_{GH}$  when the system powers off






FIGURE 10. VCOM RISING SLEW RATE







## **Applications Information**

### **Enable Control**

With VIN > UVLO, only the Logic output channel is activated. All other functions in ISL97649A are shut down when the enable pin is pulled down. When the voltage at the enable pin reaches H threshold, the whole chip turns on.

### **Frequency Selection**

The ISL97649A switching frequency can be user selected to operate at either constant 600kHz or 1.2MHz. Lower switching frequency can save power dissipation at very light load conditions. Also, low switching frequency more easily leads to discontinuous conduction mode, while higher switching frequency allows for smaller external components, such as inductor and output capacitors, etc. Higher switching frequency will get higher efficiency within some loading range depending on VIN, VOUT, and external components, as shown in Figure 1. Connecting the FREQ pin to GND sets the PWM switching frequency to 600kHz, or connecting FREQ pin to V<sub>IN</sub> for 1.2MHz.

#### Soft-Start

The soft-start is provided by an internal current source to charge the external soft-start capacitor. The ISL97649A ramps up the current limit from 0A up to the full value, as the voltage at the SS pin ramps from 0V to 0.8V. Hence, the soft-start time is 3.2ms when the soft-start capacitor is 22nF, 6.8ms for 47nF and 14.5ms for 100nF.

#### **Operation**

The boost converter is a current mode PWM converter operating at either 600kHz or 1.2MHz. It can operate in both discontinuous conduction mode (DCM) at light load and continuous conduction mode (CCM). In continuous conduction mode, current flows continuously in the inductor during the entire switching cycle in steady state operation. The voltage conversion ratio in continuous current mode is given by Equation 1:

$$\frac{V_{Boost}}{V_{IN}} = \frac{1}{1 - D}$$

where D is the duty cycle of the switching MOSFET.

The boost regulator uses a summing amplifier architecture consisting of gm stages for voltage feedback, current feedback and slope compensation. A comparator looks at the peak inductor current cycle-by-cycle and terminates the PWM cycle if the current limit is reached.

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of  $60k\Omega$  is recommended. The boost converter output voltage is determined by Equation 2:

$$V_{Boost} = \frac{R_1 + R_2}{R_2} \times V_{FB}$$
(EQ. 2)

The current through the MOSFET is limited to 1.5APEAK.

This restricts the maximum output current (average) based on Equation 3:

$$I_{OMAX} = \left(I_{LMT} - \frac{\Delta I_L}{2}\right) \times \frac{V_{IN}}{V_O}$$
(EQ. 3)

where  $\Delta I_L$  is the peak-to-peak inductor ripple current, and is set by Equation 4:

$$\Delta I_{L} = \frac{V_{IN}}{L} \times \frac{D}{f_{s}}$$
(EQ. 4)

where  $f_S$  is the switching frequency (600kHz or 1.2MHz).

#### Capacitor

An input capacitor is used to suppress the voltage ripple injected into the boost converter. The ceramic capacitor with a capacitance larger than  $10\mu$ F is recommended. The voltage rating of the input capacitor should be larger than the maximum input voltage. Some input capacitors are recommended in Table 1.

TABLE 1. BOOST CONVERTER INPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	MFG	PART NUMBER
10µF/6.3V	0603	TDK	C1608X5R0J106M
10µF/16V	1206	TDK	C3216X7R1C106M
10µF/10V	0805	Murata	GRM21BR61A106K
22µF/10V	1210	Murata	GRB32ER61A226K

#### Inductor

The boost inductor is a critical part that influences the output voltage ripple, transient response, and efficiency. Values of  $3.3\mu$ H to  $10\mu$ H are used to match the internal slope compensation. The inductor must be able to handle the following average and peak currents shown in Equation 5:

$$I_{LAVG} = \frac{I_O}{1 - D}$$

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_L}{2}$$
(EQ. 5)

Some inductors are recommended in Table 2 for different design considerations.

### **Rectifier Diode**

A high-speed diode is necessary due to the high switching frequency. Schottky diodes are recommended because of their fast recovery time and low forward voltage. The reverse voltage rating of this diode should be higher than the maximum output voltage. The rectifier diode must meet the output current and peak inductor current requirements. Table 3 shows some recommendations for boost converter diode.

INDUCTOR	DIMENSIONS (mm)	MFG	PART NUMBER	NOTE
10µH/ 4Apeak	8.3x8.3x4.5	Sumida	CDR8D43-100NC	Efficiency Optimization
6.8µH/ 1.8Apeak	5.0x5.0x2.0	TDK	PLF5020T-6R8M1R8	



(EQ. 1)

TABLE 2. BOOST CONVERTER INDUCTOR RE	COMMENDATION
--------------------------------------	--------------

INDUCTOR	DIMENSIONS (mm)	MFG	PART NUMBER	NOTE
10µH∕ 2.2Apeak	6.6x7.3x1.2	Cyntec	PCME061B-100MS	PCB space/profile optimization

TARIE 3	ROOST	CONVERTER	RECTIFIER	DIODE	RECOMMENDATION
IADLE J.	DUUSI	CONVENTER	REGITTER	DIODE	RECOMMENDATION

DIODE	V <sub>R</sub> /I <sub>AVG</sub> RATING	PACKAGE	MFG
PMEG2010ER	20V/1A	SOD123W	NXP
MSS1P2U	20V/1A	MicroSMP	VISHAY

#### **Output Capacitor**

The output capacitor supplies the load directly and reduces the ripple voltage at the output. Output ripple voltage consists of two components:

- 1. The voltage drop due to the inductor ripple current flowing through the ESR of the output capacitor.
- 2. Charging and discharging of the output capacitor.

$$V_{\text{RIPPLE}} = I_{\text{LPK}} \times \text{ESR} + \frac{V_{\text{O}} - V_{\text{IN}}}{V_{\text{O}}} \times \frac{I_{\text{O}}}{C_{\text{OUT}}} \times \frac{1}{f_{\text{s}}}$$
(EQ. 6)

For low ESR ceramic capacitors, the output ripple is dominated by the charging and discharging of the output capacitor. The voltage rating of the output capacitor should be greater than the maximum output voltage.

Note: Capacitors have a voltage coefficient that makes their effective capacitance drop as the voltage across them increases.  $C_{OUT}$  in Equation 6 assumes the effective value of the capacitor at a particular voltage and not the manufacturer's stated value, measured at OV.

Table 4 shows some selections of output capacitors.

#### TABLE 4. BOOST OUTPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	MFG	PART NUMBER
10µF/25V	1210	TDK	C3225X7R1E106M
10µF/25V	1210	Murata	GRM32DR61E106K

#### Compensation

The boost converter of ISL97649A can be compensated by an RC network connected from the COMP pin to ground. 15nF and 5.5k RC network is used in the demo board. The larger value resistor and lower value capacitor can lower the transient overshoot, however, at the expense of the stability of the loop.

### **Linear Regulator (LDO)**

The ISL97649A includes an LDO with adjustable output. It can supply current up to 350mA. The output voltage is adjusted by connection of the ADJ pin.

The efficiency of the LDO depends on the difference between input voltage and output voltage (Equation 7) by assuming LDO quiescent current is much lower than LDO output current:

$$\eta(\%) = \left(\frac{V_{LDO\_IN}}{V_{LDO\_OUT}}\right) \times 100\%$$
 (EQ. 7)

The less difference between input and output voltage, the higher efficiency it is.

Ceramic capacitors are recommended for the LDO input and output capacitors. Intersil recommends an output capacitor within the  $\mu$ F to  $4.7\mu$ F range and a maximum feedback resistor impedance of  $20k\Omega$ . Larger capacitors help to reduce noise and deviation during transient load change. Some capacitors are recommended in Table 5.

CAPACITOR	SIZE	MFG	PART NUMBER
1µF/10V	0603	TDK	C1608X7R1A105K
1µF/6.3V	0603	MURATA	GRM188R70J105K
2.2µF/6.3V	0603	TDK	C1608X7R0J225K

#### **Supply Monitor Circuit**

The Supply Monitor circuit monitors the voltage on VDIV, and sets open-drain output RESET low when VDIV is below 1.28V (rising) or 1.22V (falling).

There is a delay on the rising edge, controlled by a capacitor on CD2. When VDIV exceeds 1.28V (rising), CD2 is charged up from OV to 1.217V by a 10 $\mu$ A current source. Once CD2 exceeds 1.217V, RESET will go tri-state. When VDIV falls below 1.22V, RESET will become low with a 650 $\Omega$  pull-down resistance. The delay time is controlled by Equation 8:

For example, the delay time is 12.17ms if the CD2 = 100nF.

Figure 13 shows the Supply Monitor Circuit timing diagram.




FIGURE 13. SUPPLY MONITOR CIRCUIT TIMING DIAGRAM




FIGURE 14. GATE PULSE MODULATOR TIMING DIAGRAM

#### **Gate Pulse Modulator Circuit**

The gate pulse modulator circuit functions as a three way multiplexer, switching VGHM between ground, GPM\_LO and VGH. Voltage selection is provided by digital inputs VDPM (enable) and VFLK (control). High to low delay and slew control is provided by external components on pins CE and RE, respectively.

When VDPM is LOW, the block is disabled and VGHM is grounded. When the input voltage exceeds UVLO threshold, VDPM starts to drive an external capacitor. Once VDPM exceeds 1.215V, the GPM circuit is enabled, and the output VGHM is determined by VFLK, RESET signal and VGH voltage. If RESET signal is high and VFLK is high, VGHM is pulled to VGH. When VFLK goes low, there is a delay controlled by capacitor CE, following which, VGHM is driven to GPM\_LO, with a slew rate controlled by resistor RE. Note that GPM\_LO is used only as a reference voltage for an amplifier, and thus does not have to source or sink a significant DC current.

Low to high transition is determined primarily by the switch resistance and the external capacitive load. High to low transition is more complex. Take the case where the block is already enabled (VDPM is H). When VFLK is H, if CE is not externally pulled above threshold voltage 1, pin CE is pulled low. On the falling edge of VFLK, a current is passed into pin CE to charge the external capacitor up to threshold voltage 2, providing a delay which is adjustable by varying the capacitor on CE. Once this threshold is reached, the output starts to be pulled down from VGH to GPM\_LO. The maximum slew current is equal to 500/(RE + 40k), and the dv/dt slew rate is IsI/C<sub>LOAD</sub>, where C<sub>LOAD</sub> is the load capacitance applied to VGHM. The slew rate reduces as VGHM approaches GPM\_LO.

If CE is always pulled up to a voltage above threshold 1, zero delay mode is selected; thus, there will be no delay from FLK falling to the point where VGHM starts to fall. Slew down currents will be identical to the previous case.

At power-down, when VIN falls to UVLO, VGHM will be tied to VGH until the VGH voltage falls to 3V. Once the VGH voltage falls below

3V, VGHM will not be actively driven until VIN is driven. Figure 14 shows the VGHM voltage based on  $\rm V_{IN},$  VGH and RESET.

### VGH/VGL Charge Pump

To provide VGH and VGL rails for the application, two external charge pumps driven by AVDD and the boost switching node can be used to generate the desired VGH and VGL, as shown in the "Application Diagram" on page 2.

The number of charge pump stages can be calculated using Equations 9 and 10.

$$VGL\_headroom = N*AVDD - 2*N*Vd - |VGL| > 0$$
 (EQ. 9)

VGH headroom = 
$$(N + 1)*AVDD - 2*N*Vd - VGH > 0$$
 (EQ. 10)

Where N is the number of charge pump stages and Vd is the forward voltage drop of one Schottky diode used in the charge pump. Vd varies with forward current and ambient temperature, so it should be the maximum value in the diode datasheet according to max forward current and lowest temperature in the application condition.

Once the number of the charge pump stages is determined, the maximum current that the charge pump can deliver can be calculated using Equations 11 and 12:

$$VGL = N*(-AVDD + 2*Vd + \left|I_{VGL}\right| / (Freq*C_fly))$$
(EQ. 11)

$$VGH = AVDD + N*(AVDD - 2*Vd - |I_{VGH}| / (Freq*C_fly))(EQ. 12)$$

Where Freq is the switching frequency of the AVDD boost, C\_fly is the flying capacitance (C8, C10, C11 in the application diagram).  $I_{VGL}$  and  $I_{VGH}$  are the loadings of VGL and VGH. The relationships between minimum flying capacitance and VGL and VGH loadings are shown in Figures 15 and 16. The flying capacitance must be higher than the minimum value shown in Figures 15 and 16 for a certain loading on VGL and VGH.






FIGURE 15. FLYING CAPACITANCE vs VGL LOADING




FIGURE 16. FLYING CAPACITANCE vs VGH LOADING

#### **VCOM Amplifier**

The VCOM amplifier is designed to control the voltage on the back plane of an LCD display. This plane is capacitively coupled to the pixel drive voltage, which alternately cycles positive and negative at the line rate for the display. Thus, the amplifier must be capable of sourcing and sinking pulses of current, which can occasionally be quite large (in the range of 100mA for typical applications).

The ISL97649A VCOM amplifier's output current is limited to 225mA typical. This limit level, which is roughly the same for sourcing and sinking, is included to maintain reliable operation of the part. It does not necessarily prevent a large temperature rise if the current is maintained. (In this case, the whole chip may be shut down by the thermal trip to protect functionality.) If the display occasionally demands current pulses higher than this limit, the reservoir capacitor will provide the excess and the amplifier will top the reservoir capacitor back up once the pulse has stopped. This will happen in the µs time scale in practical systems and for pulses 2 or 3 times the current limit; the VCOM voltage will have settled again before the next line is processed.

#### **DCP Memory Description**

The ISL97649A contains one non-volatile byte known as the Initial Value Register (IVR). It is accessed by the  $I^2C$  interface operations with Address 00h. The IVR contains the value that is loaded into the Volatile Wiper Register (WR) at power-up.

The volatile WR and the non-volatile IVR of a DCP are accessed with the same address.

The Access Control Register (ACR) determines which word at address 00h is accessed (IVR or WR). The volatile ACR must be set as follows:

When the ACR is all zeroes, which is the default at power-up:

- A read operation to address 0 outputs the value of the non-volatile IVR.
- A write operation to address 0 writes the identical values to the WR and IVR of the DCP.
- When the ACR is 80h:
  - A read operation to address 0 outputs the value of the volatile WR.
  - A write operation to address 0 only writes to the volatile WR.

It is not possible to write to an IVR without writing the same value to its WR.

00h and 80h are the only values that should be written to address 2. All other values are reserved and must not be written to address 2.

#### TABLE 6. MEMORY MAP

ADDRESS	NON-VOLATILE	VOLATILE		
2	-	ACR		
1	Reserved			
0	IVR	WR		

WR: Wiper Register, IVR: Initial value Register.

### I<sup>2</sup>C Serial Interface

The ISL97649A supports a bidirectional bus oriented protocol. The protocol defines any device that sends data on to the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the DCP of the ISL97649A operates as a slave device in all applications. The fall and rise time of SDA and SCL signal should be in the range listed in Table 8. Capacitive load on I<sup>2</sup>C bus is also specified in Table 8.

All communication over the I<sup>2</sup>C interface is conducted by sending the MSB of each byte of data first.

#### **Protocol Conventions**

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 17). On power-up of the ISL97649A, the SDA pin is in the input mode.



All I<sup>2</sup>C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The DCP continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see Figure 17). A START condition is ignored during the power-up sequence and during internal non-volatile write cycles.

All  $I^2C$  interface must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is high (see Figure 17). A STOP condition at the end of a read operation, or at the end of a write operation to volatile bytes only places the device in its standby mode. A STOP condition during a write operation to a non-volatile write byte, initiates an internal non-volatile write cycle. The device enters its standby state when the internal non-volatile write cycle is completed.

An ACK (Acknowledge) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see Figure 18).

The ISL97649A DCP responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL97649A also respond with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0101000 as the seven MSBs. The LSB is in the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operation (see Table 7).

#### TABLE 7. IDENTIFICATION BYTE FORMAT

0	1	0	1	0	0	0	$R/\overline{W}$
(MSB)							(LSB)

### Write Operation

A write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition (see Figure 19). After each of the three bytes, the ISL97649A responds with an ACK. At this time, if the Data Byte is to be written only to volatile registers, the device enters its standby state. If the Data Byte is to be written also to non-volatile memory, the ISL97649A begins its internal write cycle to non-volatile memory. During the internal non-volatile write cycle, the device ignores transitions at the SDA and SCL pins and the SDA output is at high impedance state. When the internal non-volatile write cycle is completed, the ISL97649A enters its standby state. The byte at address 02h determines if the Data Byte is to be written to volatile and/or non-volatile memory.


#### **Data Protection**

A STOP condition also acts as a protection of non-volatile memory. A valid Identification Byte, Address Byte, and total number of SCL pulses act as a protection of both volatile and non-volatile registers. During a Write sequence, the Data Byte is loaded into an internal shift register as it is received. If the Address Byte is 0 or 2, the Data Byte is transferred to the Wiper Register (WR) or to the Access Control Register respectively, at the falling edge of the SCL pulse that loads the last bit (LSB) of the Data Byte. If the Address Byte is 0, and the Access Control Register is all zeros (default), then the STOP condition initiates the internal write cycle to non-volatile memory.


#### TABLE 8. I<sup>2</sup>C INTERFACE SPECIFICATION

PARAMETER	MIN	TYP	MAX	UNITS
SDA and SCL Rise Time			1000	ns
SDA and SCL Fall Time			300	ns
I <sup>2</sup> C Bus Capacitive Load			400	pF














FIGURE 19. BYTE WRITE SEQUENCE




FIGURE 20. READ SEQUENCE



#### **Read Operation**

A read operation consists of a three-byte instruction followed by one or more Data Bytes (see Figure 20). The master initiates the operation issuing the following sequence: a START, the Identification byte with the R/W bit set to "0", an Address Byte, a second START, and a second Identification byte with the R/W bit set to "1". After each of the three bytes, the ISL97649A responds with an ACK; then the ISL97649A transmits the Data Byte. The master then terminates the read operation (issuing a STOP condition) following the last bit of the Data Byte (see Figure 18).

The byte at address 02h determines if the Data Bytes being read are from volatile or non-volatile memory.

#### **Communication with ISL97649A**

Writing a new value to the IVR

There are three register addresses in the ISL97649A, of which two can be used. Address 00h and address 02h are used to control the device. Address 01h is reserved and should not be used. Address 00h contains the non-volatile Initial Value Register (IVR), and the volatile Wiper Register (WR). Address 02h contains only a volatile word and is used as a pointer to either the IVR or WR.

#### **Register Description: Access Control**

The Access Control Register (ACR) is volatile and is at address 02h. It is 8 bits, and only the MSB is significant; all other bits should be zero (0). The ACR controls which word is accessed at register 00h as follows:

- 00h = Nonvolatile IVR
- 80h = Volatile WR

All other bits of the ACR should be written 0 or 1. Power-up default for this address is 00h.

#### **Register Description: IVP and WR**

The output of the DCP is controlled directly by the WR. Writes and reads can be made directly to this register to control and monitor without any non-volatile memory changes. This is done by setting address 02h to data 80h, then writing the data.

The non-volatile IVR stores the power-up value of the DCP output. On power -up, the contents of the IVR are transferred to the WR.

To write to the IVR, first address 02h is set to data 00h and then the data is written. Writing a new value to the IVR register will set

Write to	AC	R fir	st																									
0	)	1	0	1	0	0	0	0	Α	0	0	0	0	0	0	1	0	Α	0	0	0	0	0	0	0	0	Α	$\checkmark$
Then, w	rite	to IV	/R																									
0	)	1	0	1	0	0	0	0	Α	0	0	0	0	0	0	0	0	Α	D0	D7	D6	D5	D4	D3	D2	D1	А	
D0:LSB Writing	lote that the WR will also reflect this new value since both registers get writen at the same time 0:LSB, D7:MSB Vriting a new value to WR only Vrite to ACR first																											
	1	7K III:	0	1	0	0	0	0	Α	0	0	0	0	0	0	1	0	Α	1	0	0	0	0	0	0	0	Α	$\square$
Then, w	rite	to W	/R																									<u>r</u>
	)	1	0	1	0	0	0	0	Α	0	0	0	0	0	0	0	0	Α	D0	D7	D6	D5	D4	D3	D2	D1	Α	
Note tha D0:LSB Reading Write to	s, D g fr	7:MS om IV	B /R		ΙΙΝΟΤ	chai	nge																					
0		1	0	1	0	0	0	0	Α	0	0	0	0	0	0	1	0	Α	0	0	0	0	0	0	0	0	Α	
Then se	et th	ne IVF	Rado	iress			-	-	-										n									
0	)	1	0	1	0	0	0	0	Α	0	0	0	0	0	0	0	0	Α										
Read fro	om	the l	VR				1	1																				
0	)	1	0	1	0	0	0	1	Α	D0	D7	D6	D5	D4	D3	D2	D1											
Example Reading Write to	g fr																											
0	)	1	0	1	0	0	0	0	Α	0	0	0	0	0	0	1	0	Α	1	0	0	0	0	0	0	0	Α	
Then se	et th	ne WF	Rado	Iress																								
0		1	0	1	0	0	0	0	Α	0	0	0	0	0	0	0	0	Α										
Read fro	om	the V	VR							-									1									
0	)	1	0	1	0	0	0	1	Α	D0	D7	D6	D5	D4	D3	D2	D1											

#### **Initial VCOM Setting**

A 256-step resolution is provided under digital control, which adjusts the sink current of the output. The output is connected to an external voltage divider, so that the device will have the capability to reduce the voltage on the output by increasing the output sink current. The equations that control the output are given in the following. The initial setting value is at 128. The WR value is set back to 128 if any error occurs during  $1^2$ C read or write communication. When writing to the EEPROM, VGH needs to be higher than 12V when AVDD is 8V. Outside these conditions, writing operations may be not successful. The minimum resistor value of RSET is determined by the following equations:

$$RSET > V_AVDD/(20x100\mu A)$$
 (EQ. 13)

$$IOUT = \frac{255 - Setting}{256} \cdot \frac{V_{AVDD}}{20(RSET)}$$
(EQ. 14)

$$VOUT = \frac{R_L \cdot V_{AVDD}}{(R_U + R_L)} \cdot \left(1 - \frac{255 - Setting}{256} \times \frac{R_U}{20(RSET)}\right)$$
(EQ. 15)

where  $R_L$ ,  $R_U$  and RSET in Equation 15 correspond to  $R_7$ ,  $R_8$  and  $R_9$  in the Application Diagram on page 2.

#### **Start-up Sequence**

When VIN rising exceeds UVLO, it takes 120µs to read the settings stored in the chip in order to activate the chip correctly. After all the settings are written in the registers, VLOGIC starts up with a 0.5ms soft-start time. When both VLOGIC is in regulation and EN is high, the boost converter starts up. The Gate Pulse modulator output VGHM is held low until VDPM is charged to 1.215V. The detailed power on sequence is shown in Figure 21.

#### **Layout Recommendation**

The device's performance, including efficiency, output noise, transient response and control loop stability, is affected by the PCB layout. PCB layout is critical, especially at high switching frequency.

Following are some general guidelines for layout:

- 1. Place the external power components (the input capacitors, output capacitors, boost inductor and output diodes, etc.) in close proximity to the device. Traces to these components should be kept as short and wide as possible to minimize parasitic inductance and resistance.
- 2. Place V<sub>DC</sub> and V<sub>REF</sub> bypass capacitors close to the pins.
- 3. Loops with large AC amplitudes and fast slew rate should be made as small as possible.
- 4. The feedback network should sense the output voltage directly from the point of load, and be as far away from the LX node as possible.
- 5. The power ground (PGND) should be connected at the ISL97649A exposed die plate area.
- 6. The exposed die plate, on the underside of the package, should be soldered to an equivalent area of metal on the PCB. This contact area should have multiple via connections to the back of the PCB as well as connections to intermediate PCB layers, if available to maximize thermal dissipation away from the IC.
- 7. To minimize the thermal resistance of the package when soldered to a multi-layer PCB, the amount of copper track and ground plane area connected to the exposed die plate should be maximized and spread out as far as possible from the IC. The bottom and top PCB areas especially should be maximized to allow thermal dissipation to the surrounding air.
- 8. Minimize feedback input track lengths to avoid switching noise pick-up.

A demo board is available to illustrate the proper layout implementation.






FIGURE 21. ISL97649A POWER ON/OFF SEQUENCE



## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE							
June 11, 2013	FN7928.3	Made correction to Equation 10 on page 13 From: VGH_headroom = (N + 1)*AVDD - N*Vd - VGH > 0 To: VGH_headroom = (N + 1)*AVDD - 2*N*Vd - VGH > 0							
October 2, 2012	FN7928.2	$\label{eq:response} \begin{array}{ c c c c c c c c c c c c c c c c c c c$							
June 19, 2012	FN7928.1	Page 1, "Features" Changed "1.5A Integrated Boost for Up to 15V AVDD" To: "1.5A, 0.18Ω integrated Boost FET"							
May 23, 2012		Revised Equation 13 on page 18 from: $RSET < V\_AVDD / 100 \mu A$							
		to: $RSET > V_AVDD/(20x100 \mu A)$							
April 5, 2012		Changed pin 13, POS description in "Pin Descriptions" on page 3 from "VCOM Positive Amplifier Non- inverting input" to "VCOM Amplifier Non-inverting input" Changed pin 16, NEG description in "Pin Descriptions" on page 3 from "VCOM Negative Amplifier Non- inverting input" to "VCOM Amplifier inverting input" "Absolute Maximum Ratings" on page 5. Changed:							
		LX, AVDD, POS, OUT to GND0.3 to +18V to: LX, AVDD, POS, NEG, VOUT to GND0.3 to +18V							
December 5, 2011	FN7928.0	Initial Release							



### **About Intersil**

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at <u>www.intersil.com</u>.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>. You may report errors or suggestions for improving this datasheet by visiting <u>www.intersil.com/en/support/ask-an-expert.html</u>. Reliability reports are also available from our website at <u>http://www.intersil.com/en/support/qualandreliability.html#reliability</u>

© Copyright Intersil Americas LLC 2011-2013. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN7928 Rev 3.00 June 27, 2013




### Package Outline Drawing


#### L28.4x5A


28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 06/08





TYPICAL RECOMMENDED LAND PATTERN





#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

