5V, Ultra High Speed, PROFIBUS®, RS-485/RS-422 Transceivers

The Intersil ISL4486 and ISL81486 are BiCMOS, 5V powered, single transceivers that meet both the RS-485 and RS-422 standards for balanced communication, and feature the larger output voltage and higher data rate - up to 40Mbps - required by high speed PROFIBUS applications.

Unlike competitive products, these Intersil devices are specified for $10 \%$ tolerance supplies $(4.5 \mathrm{~V}$ to 5.5 V$)$ and deliver at least a 2.3 V differential output voltage over this supply range. At the $5 \%$ tolerance specified by many competitors, the ISL4486 delivers an unsurpassed 2.5 V differential signal into a $54 \Omega$ total load. This translates into longer reach, or better data integrity, at the exceptional 40Mbps data rate.

SCSI applications benefit from the ISL4486's low receiver and transmitter part-to-part skews, which make it perfect for high speed parallel applications where large numbers of bits must be simultaneously captured. The low bit-to-bit skew eases the timing constraints on the data latching signal.
These devices present a " 0.6 unit load" to the RS- 485 bus, which allows up to 50 transceivers on the network.

Receiver ( $R x$ ) inputs feature a "fail-safe if open" design, which ensures a logic high $R x$ output if $R x$ inputs are floating.

Driver (Tx) outputs are short circuit protected, even for voltages exceeding the power supply voltage. Additionally, on-chip thermal shutdown circuitry disables the Tx outputs to prevent damage if power dissipation becomes excessive.

## Ordering Information

| PART NO. (BRAND) | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| ISL4486IB (4486IB) | -40 to 85 | 8 Ld SOIC | M8.15 |
| $\begin{aligned} & \text { ISL4486IBZ (4486IB) } \\ & \text { (See Note) } \end{aligned}$ | -40 to 85 | 8 Ld SOIC (Pb-free) | M8.15 |
| ISL4486IU (4486) | -40 to 85 | 8 Ld MSOP | M8.118 |
| $\begin{aligned} & \text { ISL4486IUZ (4486) } \\ & \text { (See Note) } \end{aligned}$ | -40 to 85 | 8 Ld MSOP (Pb-free) | M8.118 |
| ISL81486IB (81486IB) | -40 to 85 | 8 Ld SOIC | M8.15 |
| ISL81486IBZ (81486IB) (See Note) | -40 to 85 | 8 Ld SOIC (Pb-free) | M8.15 |
| ISL81486IU (1486) | -40 to 85 | 8 Ld MSOP | M8.118 |
| $\begin{aligned} & \text { ISL81486IUZ (1486) } \\ & \text { (See Note) } \end{aligned}$ | -40 to 85 | 8 Ld MSOP (Pb-free) | M8.118 |

NOTE: Intersil Pb -free products employ special Pb -free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which is compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

## Features

- Specified for 10\% Tolerance Supplies
- High Data Rates
ISL4486 . . . . . . . . . . . . . . . . . . . . . . . . . up to 40Mbps
ISL81486 . . . . . . . . . . . . . . . . . . . . up to 30 Mbps
- Large Differential Output Voltage . . . . . . . . . . 3V into $54 \Omega$
- Low Bit-to-Bit (Part-to-Part) Skew for Parallel Applications
- 0.6 Unit Load Allows up to 50 Devices on the Bus
- ISL81486 is a Drop-In Replacement for the ADM1486
- Low Quiescent Current $800 \mu \mathrm{~A}$
- -7 V to +12 V Common Mode Input Voltage Range
- Three-State Rx and Tx Outputs
- 14ns (Max) Propagation Delays, $2 n s$ (Max) Skew
- Operates from a Single +5V Supply (10\% Tolerance)
- Current Limiting and Thermal Shutdown for driver Overload Protection
- Pb-free available


## Applications

- SCSI "Fast 40" Drivers and Receivers
- PROFIBUS DP and FMS Networks
- Factory Automation
- Field Bus Networks
- Security Networks
- Building Environmental Control Systems
- Industrial/Process Control Networks


## Pinout

ISL4486, ISL81486 (SOIC, MSOP)
TOP VIEW


Truth Table

| TRANSMITTING |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUTS |  |
| $\overline{\mathrm{RE}}$ | DE | DI | $\mathrm{B} / Z$ | $\mathrm{~A} / \mathrm{Y}$ |
| X | 1 | 1 | 0 | 1 |
| X | 1 | 0 | 1 | 0 |
| $X$ | 0 | $X$ | High-Z | High-Z |

Truth Table

| RECEIVING |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  | OUTPUT |
| $\overline{\mathrm{RE}}$ | DE | $\mathrm{A}-\mathrm{B}$ | RO |
| 0 | 0 | $\geq+0.2 \mathrm{~V}$ | 1 |
| 0 | 0 | $\leq-0.2 \mathrm{~V}$ | 0 |
| 0 | 0 | Inputs Open | 1 |
| 1 | X | X | High-Z |

## Pin Descriptions

| PIN | FUNCTION |
| :---: | :---: |
| RO | Receiver output: If $A>B$ by at least $0.2 \mathrm{~V}, \mathrm{RO}$ is high; If $A<B$ by 0.2 V or more, $R \mathrm{O}$ is low; $R \mathrm{O}=$ High if $A$ and $B$ are unconnected (floating). |
| $\overline{\mathrm{RE}}$ | Receiver output enable. RO is enabled when $\overline{\mathrm{RE}}$ is low; $R O$ is high impedance when $\overline{\mathrm{RE}}$ is high. |
| DE | Driver output enable. The driver outputs, $Y$ and $Z$, are enabled by bringing DE high. They are high impedance when DE is low. |
| DI | Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low. |
| GND | Ground connection. |
| A/Y | RS-485/422 level, noninverting receiver input and noninverting driver output. Pin is an input (A) if $D E=0$; pin is an output $(Y)$ if $D E=1$. |
| B/Z | RS-485/422 level, inverting receiver input and inverting driver output. Pin is an input (B) if $D E=0$; pin is an output ( $Z$ ) if $D E=1$. |
| $\mathrm{V}_{\mathrm{CC}}$ | System power supply input (4.5V to 5.5 V ). |

## Typical Operating Circuit

ISL4486


```
Absolute Maximum Ratings
\(\mathrm{V}_{\mathrm{CC}}\) to Ground. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Input Voltages
    DI, DE, \(\overline{R E}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V
Input/Output Voltages
    A/Y, B/Z . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -8 V to +12.5 V
    RO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to ( \(\left.\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\right)\)
Short Circuit Duration
    Y, Z..................................................... . . Continuous
```


## Thermal Information

Thermal Resistance (Typical, Note 1) 8 Ld SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . 105
8 Ld MSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Maximum Junction Temperature (Plastic Package) . ....... $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$ (Lead Tips Only)

## Operating Conditions

Temperature Range
ISLXX86IX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V ; Unless Otherwise Specified. Typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 2

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{aligned} & \text { TEMP } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Driver Differential $\mathrm{V}_{\text {OUT }}$ (no load) | $\mathrm{V}_{\text {OD1 }}$ |  |  | Full | - | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Driver Differential $\mathrm{V}_{\text {OUT }}$ (with load) | $\mathrm{V}_{\mathrm{OD} 2}$ | $\mathrm{R}=50 \Omega$ (RS-422) (Figure 1A) |  | Full | 2.5 | 3.7 | - | V |
|  |  | $\begin{aligned} & \mathrm{R}=27 \Omega \text { (RS-485), } \mathrm{V}_{\mathrm{CC}} \geq 4.75 \mathrm{~V} \text { (Figure 1A, } \\ & \text { ISL4486 Only) } \end{aligned}$ |  | Full | 2.5 | 3 | 5 | V |
|  |  | $\mathrm{R}=27 \Omega$ (RS-485), $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ (Figure 1 A ) |  | Full | 2.3 | - | 5 | V |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{D}}=60 \Omega,-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \geq 4.75 \mathrm{~V} \\ & \text { (Figure 1B) } \end{aligned}$ |  | Full | 2.4 | - | - | V |
| Change in Magnitude of Driver Differential $\mathrm{V}_{\text {OUT }}$ for Complementary Output States | ${ }^{\text {V }}$ OD | $\mathrm{R}=27 \Omega$ or $50 \Omega$, (Figure 1A) |  | Full | - | 0.01 | 0.2 | V |
| Driver Common-Mode $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\mathrm{OC}}$ | $\mathrm{R}=27 \Omega$ or $50 \Omega$ (Figure 1A) |  | Full | - | - | 3 | V |
| Change in Magnitude of Driver Common-Mode $\mathrm{V}_{\text {OUT }}$ for Complementary Output States | $\Delta \mathrm{V}_{\mathrm{OC}}$ | $\mathrm{R}=27 \Omega$ or $50 \Omega$ (Figure 1A) |  | Full | - | 0.01 | 0.2 | V |
| Logic Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | DE, DI, $\overline{\mathrm{RE}}$ |  | Full | 2 | - | - | V |
| Logic Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | DE, DI, $\overline{\mathrm{RE}}$ |  | Full | - | - | 0.8 | V |
| Logic Input Current | IIN1 | DE, DI, $\overline{\mathrm{RE}}$ |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Input Current (A/Y, B/Z) (Note 5) | IIN2 | $\begin{aligned} & \mathrm{DE}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or } \\ & 4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | Full | - | - | 0.6 | mA |
|  |  |  | $\mathrm{V}_{\text {IN }}=-7 \mathrm{~V}$ | Full | -0.35 | - | - | mA |
| Receiver Differential Threshold Voltage | $\mathrm{V}_{\mathrm{TH}}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}$ |  | Full | -0.2 | - | 0.2 | V |
| Receiver Input Hysteresis | $\Delta \mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 25 | - | 40 | - | mV |
| Receiver Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{O}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ID}}=200 \mathrm{mV}$ |  | Full | 4 | - | - | V |
| Receiver Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{O}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ID}}=200 \mathrm{mV}$ |  | Full | - | - | 0.4 | V |
| Three-State (high impedance) Receiver Output Current | lozr | $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq 2.4 \mathrm{~V}$ |  | Full | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Receiver Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 12 \mathrm{~V}(\text { Note } 7)$ |  | Full | 20 | - | - | $\mathrm{k} \Omega$ |
| No-Load Supply Current (Note 3) | $\mathrm{I}_{\mathrm{Cc}}$ | $\mathrm{DI}, \overline{\mathrm{RE}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{DE}=\mathrm{V}_{\mathrm{CC}}$ | Full | - | 1 | 2 | mA |
|  |  |  | DE $=0 \mathrm{~V}$ | Full | - | 0.8 | 1.5 | mA |

Electrical Specifications Test Conditions: $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V ; Unless Otherwise Specified. Typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 2

| PARAMETER | SYMBOL | TEST CONDITIONS |  | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Short-Circuit Current, $\mathrm{V}_{\mathrm{O}}=$ High or Low | losD1 | $\mathrm{DE}=\mathrm{V}_{\mathrm{CC}},-7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Y}}$ or $\mathrm{V}_{\mathrm{Z}} \leq 12 \mathrm{~V}$ ( Note 4) |  | Full | 60 | - | 250 | mA |
| Receiver Short-Circuit Current | IOSR | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | Full | 7 | - | 85 | mA |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Driver Input to Output Prop Delay | $\mathrm{t}_{\text {PLH }}$, $\mathrm{t}_{\text {PHL }}$ | $\begin{aligned} & \mathrm{R}_{\text {DIFF }}=54 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text { (Figure 2) } \end{aligned}$ | ISL4486 | Full | 3 | 9 | 14 | ns |
|  |  |  | ISL81486 | Full | 3 | 9 | 17 | ns |
| Prop Delay Delta, Min-to-Max | tDP-PSKEW | $R_{\text {DIFF }}=54 \Omega, C_{L}=100 \mathrm{pF}$, ISL4486 Only (Note 6, Figure 2) |  | Full | - | 0 | 6 | ns |
| Driver Prop Delay Skew | tskew | $\mathrm{R}_{\text {DIFF }}=54 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ (Figure 2) |  | Full | - | 0 | 2 | ns |
| Driver Differential Rise or Fall Time | $t_{R}, t_{F}$ | $\begin{aligned} & R_{\text {DIFF }}=54 \Omega, \\ & C_{L}=100 \mathrm{pF} \text { (Figure 2) } \end{aligned}$ | ISL4486 | Full | - | 5 | 8 | ns |
|  |  |  | ISL81486 | Full | - | 7 | 15 | ns |
| Driver Enable to Output High | $\mathrm{t}_{\mathrm{ZH}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{SW}=\mathrm{GND}$ (Figure 3) |  | Full | - | 9 | 15 | ns |
| Driver Enable to Output Low | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{\mathrm{CC}}$ (Figure 3) |  | Full | - | 9 | 15 | ns |
| Matched Enable Switching $\left\|t_{A Z H}-t_{B Z L}\right\|$ or $\left\|t_{B Z H}-t_{A Z L}\right\|$ | $\Delta \mathrm{t}_{\mathrm{EN}}$ | At Identical Test Conditions (Figure 3) |  | Full | - | 1 | 3 | ns |
| Driver Disable from Output High | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, SW = GND (Figure 3) |  | Full | - | 9 | 15 | ns |
| Driver Disable from Output Low | tLZ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{\mathrm{CC}}$ (Figure 3) |  | Full | - | 9 | 15 | ns |
| Matched Disable Switching $\left\|\mathrm{t}_{\mathrm{AHZ}}-\mathrm{t}_{\mathrm{BLZ}}\right\|$ or $\left\|\mathrm{t}_{\mathrm{BHZ}}-\mathrm{t}_{\mathrm{ALZ}}\right\|$ | ${ }^{\Delta} \mathrm{t}_{\text {DIS }}$ | At Identical Test Conditions (Figure 3) |  | Full | - | 2 | 5 | ns |
| Driver Maximum Data Rate | $\mathrm{f}_{\text {MAXD }}$ | $\mid \mathrm{V}_{\mathrm{OD}} \geq 1.5 \mathrm{~V}$ (Figure 4) | ISL4486 | Full | 40 | - | - | Mbps |
|  |  |  | ISL81486 | Full | 30 | - | - | Mbps |
| Receiver Input to Output Prop Delay | tPLH, tPHL | (Figure 5) | ISL4486 | Full | 11 | 17 | 25 | ns |
|  |  |  | ISL81486 | Full | 6 | 17 | 25 | ns |
| Prop Delay Delta, Min-to-Max | trP-PSKEW | ISL4486 Only (Note 6, Figure 5) |  | Full | - | 0 | 9 | ns |
| Receiver Prop Delay Skew \| tPLH- tphL | | ${ }^{\text {tSKD }}$ | Figure 5 |  | Full | - | 0.5 | 3 | ns |
| Receiver Enable to Output High | $\mathrm{t}_{\mathrm{ZH}}$ | $C_{L}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{GND}$ (Figure 6) |  | Full | - | 7 | 13 | ns |
| Receiver Enable to Output Low | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{V}_{\mathrm{CC}}$ (Figure 6) |  | Full | - | 7 | 13 | ns |
| Receiver Disable from Output High | $\mathrm{t}_{\mathrm{HZ}}$ | $C_{L}=15 \mathrm{pF}, \mathrm{SW}=\mathrm{GND} \text { (Figure 6) }$ |  | Full | - | 7 | 13 | ns |
| Receiver Disable from Output Low | tLZ | $C_{L}=15 p F, S W=V_{C C} \text { (Figure 6) }$ |  | Full | - | 7 | 13 | ns |
| Receiver Maximum Data Rate | $\mathrm{f}_{\text {MAXR }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{ID}} \geq 1.5 \mathrm{~V}, \mathrm{RO} \mathrm{t}_{\mathrm{H}}$ and $\mathrm{t}_{\mathrm{L}} \geq 20 \mathrm{~ns}$ |  | Full | 40 | - | - | Mbps |

NOTES:
2. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
3. Supply current specification is valid for loaded drivers when $\mathrm{DE}=0 \mathrm{~V}$.
4. Applies to peak current. See "Typical Performance Curves" for more information.
5. Devices meeting these limits are denoted as " 0.6 unit load (UL)" transceivers. The RS-485 standard allows up to 32 Unit Loads on the bus, so a 0.6UL transceiver permits > 50 devices on the bus.
6. This is the part-to-part skew between any two units tested with identical test conditions (Temperature, $\mathrm{V}_{\mathrm{CC}}$, etc.).

## Test Circuits and Waveforms



FIGURE 1A. $V_{O D}$ AND $V_{O C}$


FIGURE 1B. $\mathrm{V}_{\text {OD }}$ WITH COMMON MODE LOAD

FIGURE 1. DC DRIVER TEST CIRCUITS


FIGURE 2A. TEST CIRCUIT
FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES


FIGURE 3A. TEST CIRCUIT


FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES

Test Circuits and Waveforms (Continued)


FIGURE 4. DRIVER DATA RATE


FIGURE 5. RECEIVER PROPAGATION DELAY

| PARAMETER | DE | A | SW |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HZ}}$ | 0 | +1.5 V | GND |
| $\mathrm{t}_{\mathrm{LZ}}$ | 0 | -1.5 V | $\mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{ZH}}$ | 0 | +1.5 V | GND |
| $\mathrm{t}_{\mathrm{ZL}}$ | 0 | -1.5 V | $\mathrm{~V}_{\mathrm{CC}}$ |



FIGURE 6A. TEST CIRCUIT

FIGURE 6. RECEIVER ENABLE AND DISABLE TIMES

## Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-tomultipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any mix of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 spec requires that drivers must handle bus contention without sustaining any damage.
Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12 V to -7 V . RS-422 and RS-485 are intended for runs as long as $4000^{\prime}(\sim 1200 \mathrm{~m})$, so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

## Receiver Features

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is $\pm 200 \mathrm{mV}$, as required by the RS422 and RS-485 specifications. Receiver inputs function with common mode voltages as great as 7 V outside the power supplies (i.e., +12 V and -7 V ), making them ideal for long networks, or industrial environments, where induced voltages are a realistic concern.
Receiver input resistance surpasses the RS-422 spec of $4 \mathrm{k} \Omega$, and exceeds the RS-485 "Unit Load" requirement of $12 \mathrm{k} \Omega$ minimum. The $20 \mathrm{k} \Omega$ input resistance allows at least 50 devices on the RS-485 bus. All the receivers include a "fail-safe if open" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating).

Receivers easily meet the data rate supported by the driver, and receiver outputs are three-statable via the active low $\overline{\mathrm{RE}}$ input.

## Driver Features

The RS-485/RS-422 driver is a differential output device that delivers at least 2.3 V across a $54 \Omega$ load (RS-485/
PROFIBUS), and at least 2.5 V across a $100 \Omega$ load (RS-422) even with $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI.

Outputs of the drivers are not slew rate limited, so faster output transition times allow data rates of at least 40Mbps with the ISL4486, and 30Mbps with the ISL81486. Driver outputs are three-statable via the active high DE input.
For parallel applications, bit-to-bit skews between any two ISL4486 transmitter and receiver pairs are guaranteed to be no worse than 15 ns ( $6 n s$ max for any two Tx, 9ns max for any two $R x$ ).

## Data Rate, Cables, and Terminations

Twisted pair is the cable of choice for RS-485, RS-422, and PROFIBUS networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.
RS-485/RS-422 are intended for network lengths up to 4000' ( $\sim 1200 \mathrm{~m}$ ), but the maximum system data rate decreases as the transmission length increases. According to guidelines in the RS-422 and PROFIBUS specifications, networks operating at data rates in excess of 3 Mbps should be limited to cable lengths of 100 m ( 328 feet) or less, and the PROFIBUS specification recommends that the more expensive "Type A" (22AWG) cable be used. Nevertheless, the ISL4486's large differential output swing, fast transition times, and high drivecurrent output stages allow operation at 40 Mbps over standard "CAT5" cables in excess of 400 feet (121m). Figure 8 details the ISL4486 performance at this condition, with a $120 \Omega$ termination resistor at both the driver and the receiver ends. Note that the differential signal delivered to the receiver at the end of the cable (A-B) still exceeds 1 V , so even longer cables could be driven if lower noise margins are acceptable. If more noise margin is desired, shorter cables produce a larger receiver input signal as illustrated in Figure 7. Performance should be even better if the "Type A" cable is utilized. The lower data rate of the ISL81486 allows for driving longer cables.
To minimize reflections, proper termination is imperative when using these high data rate transceivers. In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically $120 \Omega$ for "CAT5", and $220 \Omega$ for "Type A") at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

## Built-In Driver Overload Protection

As stated previously, the RS-485 spec requires that drivers survive worst case bus contentions undamaged. These transmitters meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.
The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 spec, even at the common mode voltage range extremes. In the event of a major short circuit condition, the devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically reenable after the die temperature drops about 15 degrees. If the contention persists, the thermal shutdown/reenable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

Typical Performance Curves $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ISL4486 and ISL81486; Unless Otherwise Specified


FIGURE 7. ISL4486 DRIVER AND RECEIVER WAVEFORMS DRIVING 200 FEET (61 METERS) OF CAT5 CABLE (DOUBLE TERMINATED WITH 120 $\Omega$ )


FIGURE 9. ISL81486 DRIVER WAVEFORMS AT 30Mbps PER FIGURE 4


FIGURE 11. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE


FIGURE 8. ISL4486 DRIVER AND RECEIVER WAVEFORMS DRIVING 400 FEET (121 METERS) OF CAT5 CABLE (DOUBLE TERMINATED WITH 120 2 )


FIGURE 10. SUPPLY CURRENT vs TEMPERATURE


FIGURE 12. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE

Typical Performance Curves $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, ISL4486 and ISL81486; Unless Otherwise Specified (Continued)


FIGURE 13. DRIVER PROPAGATION DELAY vs TEMPERATURE



FIGURE 15. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH


FIGURE 17. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE


FIGURE 14. DRIVER SKEW AND PULSE DISTORTION vs TEMPERATURE


FIGURE 16. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW

## Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP): GND
TRANSISTOR COUNT: 528

PROCESS:
Si Gate BiCMOS

## Mini Small Outline Plastic Packages (MSOP)



NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. $-\mathrm{H}-$ Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. Formed leads shall be planar with respect to one another within $0.10 \mathrm{~mm}(0.004)$ at seating Plane.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch).
10. Datums $-\mathrm{A}-$ and $-\mathrm{B}-$ to be determined at Datum plane $-\mathrm{H}-$.
11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA)
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.037 | 0.043 | 0.94 | 1.10 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.030 | 0.037 | 0.75 | 0.95 | - |
| b | 0.010 | 0.014 | 0.25 | 0.36 | 9 |
| c | 0.004 | 0.008 | 0.09 | 0.20 | - |
| D | 0.116 | 0.120 | 2.95 | 3.05 | 3 |
| E1 | 0.116 | 0.120 | 2.95 | 3.05 | 4 |
| e | 0.026 BSC |  | 0.65 BSC |  | - |
| E | 0.187 | 0.199 | 4.75 | 5.05 | - |
| L | 0.016 | 0.028 | 0.40 | 0.70 | 6 |
| L1 | 0.037 REF |  | 0.95 REF |  | - |
| N | 8 |  | 8 |  | 7 |
| R | 0.003 | - | 0.07 | - | - |
| R1 | 0.003 | - | 0.07 | - | - |
| 0 | $5^{\circ}$ | $15^{\circ}$ | $5^{\circ}$ | $15^{\circ}$ | - |
| $\alpha$ | $0^{0}$ | $6^{0}$ | $0^{0}$ | $6^{0}$ | - |

Rev. 2 01/03

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " $N$ " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

## M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |  |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |  |  |  |  |  |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |  |  |  |  |  |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |  |  |  |  |  |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |  |  |  |  |  |
| D | 0.1890 | 0.1968 | 4.80 | 5.00 | 3 |  |  |  |  |  |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |  |  |  |  |  |
| e | 0.050 | BSC | 1.27 |  | BSC |  |  |  |  |  |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |  |  |  |  |  |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |  |  |  |  |  |
| N | 8 |  |  |  |  |  |  |  | 8 | 7 |
| $\alpha$ | $0^{\circ}$ | $8^{0}$ | $0^{\circ}$ | $8^{0}$ | - |  |  |  |  |  |

Rev. 0 12/93
© Copyright Intersil Americas LLC 2003-2004. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

