RENESAS

EL7566

Monolithic 6A DC/DC Step-Down Regulator

The EL7566 is a full-feature synchronous step-down regulator capable of up to 6A and 96% efficiency. The device operates from 3V to 6V input supply (VIN). With internal CMOS power FETs, the device can operate at up to 100% duty ratio, allowing for an output voltage range of 0.8V to nearly V_{IN} . An adjustable switching frequency up to 1MHz enables the use of small components, thereby reducing board area consumption to under 0.72sq-in on one side of a PCB. The EL7566 operates in constant frequency PWM mode, making external synchronization possible. A soft-start feature is integrated in the EL7566 to limit in-rush currents and allow for a smooth voltage ramp from zero to regulation. Other start-up features are integrated to add flexibility for synchronizing many supplies in multiple configurations. The EL7566 also offers a voltage margining capability that shifts the output voltage ±5% for validation of system card performance and reliability during manufacturing tests. A junction temperature indicator conveniently monitors the silicon die temperature, saving time in thermal characterization.

An easy-to-use simulation tool is available for <u>download</u> and can be used to modify design parameters such as switching frequency, voltage ripple, ambient temperature, as well as view schematics waveforms, efficiency graphs, and complete BOM with Gerber layout.

Features

- Integrated MOSFETs
- · 6A continuous output current
- Up to 96% efficiency
- · Multiple supply start-up tracking
- Built-in ±5% voltage margining
- 3V to 6V input voltage
- 0.72 in² footprint with components on one side of PCB
- · Adjustable switching frequency to 1MHz
- Oscillator synchronization possible
- 100% duty ratio
- · Junction temperature indicator
- · Over-temperature protection
- · Internal soft-start
- Variable output voltage down to 0.8V
- · Power-good indicator
- 28 Ld HTSSOP package
- Pb-free plus anneal available (RoHS compliant)

Applications

- Point-of-regulation power supplies
- FPGA Core and I/O supplies
- DSP, CPU Core, and IO supplies
- · Logic/Bus supplies
- Portable equipment

Related Documentation

- Technical Brief 415 Using the EL7566 Demo Board
- Easy-to-use applications software simulation tool available at <u>www.intersil.com/dc-dc</u>






FN7102 Rev 7.00 May 8, 2006

Ordering Information

| PART NUMBER | PART MARKING | TAPE & REEL | TEMP RANGE (°C) | PACKAGE | PKG. DWG. # |
|------------------------|--------------|-------------|-----------------|------------------------|-------------|
| EL7566DRE | 7566DRE | - | 0 to 85 | 28 Ld HTSSOP | MDP0048 |
| EL7566DRE-T7 | 7566DRE | 7" | 0 to 85 | 28 Ld HTSSOP | MDP0048 |
| EL7566DRE-T13 | 7566DRE | 13" | 0 to 85 | 28 Ld HTSSOP | MDP0048 |
| EL7566DREZ (Note) | 7566DREZ | - | 0 to 85 | 28 Ld HTSSOP (Pb-free) | MDP0048 |
| EL7566DREZ-T7 (Note) | 7566DREZ | 7" | 0 to 85 | 28 Ld HTSSOP (Pb-free) | MDP0048 |
| EL7566DREZ-T13 (Note) | 7566DREZ | 13" | 0 to 85 | 28 Ld HTSSOP (Pb-free) | MDP0048 |
| EL7566AIREZ (Note) | 7566AIREZ | | -40 to 85 | 28 Ld HTSSOP (Pb-free) | MDP0048 |
| EL7566AIREZ-T7 (Note) | 7566AIREZ | 7" | -40 to 85 | 28 Ld HTSSOP (Pb-free) | MDP0048 |
| EL7566AIREZ-T13 (Note) | 7566AIREZ | 13" | -40 to 85 | 28 Ld HTSSOP (Pb-free) | MDP0048 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Typical Application Diagram





Absolute Maximum Ratings (T_A = 25°C)

| V _{IN} , V _{DD} to SGND0.3V to +6.5V |
|---|
| VX to PGND |
| SGND to PGND |
| COMP, V _{REF} , FB, V _O , V _{TJ} , TM, |
| SEL, PG, EN, STP, STN, C_{OSC} to SGND0.3V to V_{DD} +0.3V |

 Storage Temperature
 -65°C to +150°C

 Junction Temperature
 +125°C

 Operating Ambient Temperature DRE
 0°C to +85°C

 Operating Ambient Temperature AIRE
 -40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

| DC Electrical Specifications | $V_{DD} = V_{IN} = 3.3V$, $T_A = T_J = 25^{\circ}C$, $C_{OSC} = 390pF$, Unless Otherwise Specified |
|-------------------------------------|---|
|-------------------------------------|---|

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | ТҮР | MAX | UNIT |
|----------------------|-----------------------------------|--|------|------|------|--------|
| V _{IN} | Input Voltage Range | | 3 | | 6 | V |
| V _{REF} | Reference Accuracy | | 1.24 | 1.26 | 1.28 | V |
| V _{REFTC} | Reference Temperature Coefficient | | | 50 | | ppm/°C |
| V _{REFLOAD} | Reference Load Regulation | 0 < I _{REF} < 50μA | -1 | | | % |
| V _{RAMP} | Oscillator Ramp Amplitude | | | 1.15 | | V |
| IOSC_CHG | Oscillator Charge Current | 0.1V < V _{OSC} < 1.25V | | 200 | | μA |
| IOSC_DIS | Oscillator Discharge Current | 0.1V < V _{OSC} < 1.25V | | 8 | | mA |
| I _{VDD} | V _{DD} Supply Current | V _{EN} = 1 (L disconnected) | 2 | 2.7 | 5 | mA |
| IVDD_OFF | V _{DD} Standby Current | EN = 0 | | 1 | 1.5 | mA |
| V _{DD_OFF} | V _{DD} for Shutdown | | 2.4 | | 2.65 | V |
| V _{DD_ON} | V _{DD} for Startup | | 2.6 | | 2.95 | V |
| T _{OT} | Over-temperature Threshold | | | 135 | | °C |
| T _{HYS} | Over-temperature Hysteresis | | | 20 | | °C |
| I _{LEAK} | Internal FET Leakage Current | $EN = 0$, $L_X = 6V$ (low FET), $L_X = 0V$ (high FET) | | | 10 | μA |
| I _{LMAX} | Peak Current Limit | | 7.8 | | | Α |
| R _{DSON1} | PMOS On Resistance | | | 29 | 50 | mΩ |
| R _{DSONTC2} | NMOS On Resistance | | | 25 | | mΩ |
| R _{DSONTC} | R _{DSON} Tempco | | | 0.2 | | mΩ/°C |
| I _{STP} | STP Pin Input Pull-down Current | $V_{STP} = V_{IN}/2$ | -4 | 2.5 | | μA |
| I _{STN} | STN Pin Input Pull-up Current | $V_{STN} = V_{IN}/2$ | | 2.5 | 4 | μA |
| V _{PGP} | Positive Power Good Threshold | With respect to target output voltage | 6 | | 14 | % |
| V _{PGN} | Negative Power Good Threshold | With respect to target output voltage | -14 | | -6 | % |
| V _{PG_HI} | Power Good Drive High | I _{PG} = 1mA | 2.6 | | | V |
| V _{PG_LO} | Power Good Drive Low | I _{PG} = -1mA | | | 0.5 | V |
| V _{OVP} | Output Overvoltage Protection | | | 10 | | % |
| V _{FB} | Output Initial Accuracy | I _{LOAD} = 0A | 0.79 | 0.8 | 0.81 | V |
| V _{FB_LINE} | Output Line Regulation | V _{IN} = 3.3V, ΔV _{IN} = 10%, I _{LOAD} = 0A | | 0.2 | 0.5 | % |
| GM _{EA} | Error Amplifier Transconductance | V _{CC} = 0.65V | 85 | 125 | 165 | μs |
| V _{FB_TC} | Output Temperature Stability | 0°C < T _A < 85°C, I _{LOAD} = 3A | | ±1 | | % |
| F _S | Switching Frequency | | 300 | 370 | 440 | kHz |
| I _{FB} | Feedback Input Pull-up Current | V _{FB} = 0V | | 100 | 200 | nA |



DC Electrical Specifications $V_{DD} = V_{IN} = 3.3V$, $T_A = T_J = 25^{\circ}C$, $C_{OSC} = 390pF$, Unless Otherwise Specified (Continued)


| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|-------------------------|---------------------|-----|------|-----|------|
| V _{EN_HI} | EN Input High Threshold | | 2.6 | | | V |
| V _{EN_LO} | EN Input Low Threshold | | | | 1 | V |
| I _{EN} | Enable Pull-up Current | V _{EN} = 0 | -4 | -2.5 | | μA |
| TM, S _{EL_HI} | Input High Level | | 2.6 | | | V |
| TM, S _{EL_LO} | Input Low Level | | | | 1 | V |

Pin Descriptions

| PIN NUMBER | PIN NAME | PIN FUNCTION | |
|----------------------|----------|---|--|
| 1 | COMP | Error amplifier output; place loop compensation components here | |
| 2 | VREF | Bandgap reference bypass capacitor; typically 0.022µF to 0.047µF to SGND | |
| 3 | FB | Voltage feedback input; connected to external resistor divider between V _{OUT} and SGND for adjustable output; also used for speed-up capacitor connection | |
| 4 | VO | Output sense for fixed output option. This pin can be open for EL7566 | |
| 5 | VTJ | Junction temperature monitor output | |
| 6 | ТМ | Stress test enable; allows ±5% output movement; connect to SGND if function is not used | |
| 7 | SEL | Positive or negative stress select; see text | |
| 8, 9, 10, 11, 12, 13 | LX | Inductor drive pin; high current output whose average voltage equals the regulator output voltage | |
| 14, 15 | NC | Not used | |
| 16, 17, 18 | PGND | Ground return of the regulator; connected to the source of the low-side synchronous NMOS Power FET | |
| 19, 20, 21 | VIN | Power supply input of the regulator; connected to the drain of the high-side PMOS Power FET | |
| 22 | VDD | Control circuit positive supply; connected to V _{IN} through an internal 20Ω resistor | |
| 23 | PG | Power-good window comparator output; logic 1 when regulator output is within ±10% of target output voltage | |
| 24 | EN | Chip enable, active high; a 2.5µA internal pull-up current enables the device if the pin is left open; a capacitor can be added at this pin to delay the start of a converter | |
| 25 | STP | Auxilliary supply tracking positive input; tied to regulator output to synchronize start-up with a second supply; leave open for standalone operation; 2µA internal pull-up current | |
| 26 | STN | Auxiliary supply tracking negative input; connect to output of a second supply to synchronize start-up; leave open for standalone operation; 2µA internal pull-up current | |
| 27 | COSC | Oscillator timing capacitor (see performance curves) | |
| 28 | SGND | Control circuit negative supply or signal ground | |




Block Diagram





Typical Performance Curves

 $V_{IN} = V_D = 5V, V_O = 2.5V, I_O = 6A, f_S = 500 \text{kHz}, L = 2.7 \mu\text{H}, C_{IN} = 100 \mu\text{F}, C_{OUT} = 150 \mu\text{F}, T_A = 25^{\circ}\text{C} \text{ unless otherwise noted}.$





Typical Performance Curves

 $V_{IN} = V_D = 5V$, $V_O = 2.5V$, $I_O = 6A$, $f_S = 500$ kHz, $L = 2.7\mu$ H, $C_{IN} = 100\mu$ F, $C_{OUT} = 150\mu$ F, $T_A = 25^{\circ}$ C unless otherwise noted. (Continued)




FIGURE 9. HTSSOP THERMAL RESISTANCE vs PCB AREA (NO AIR FLOW)

FIGURE 10. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 11. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





150


Waveforms


 $V_{IN} = V_D = 5V, V_O = 2.5V, I_O = 6A, f_S = 500 \text{kHz}, L = 2.7 \mu\text{H}, C_{IN} = 100 \mu\text{F}, C_{OUT} = 150 \mu\text{F}, T_A = 25^{\circ}\text{C} \text{ unless otherwise noted}.$




















4.5A Ιο 1.5A ΔV_O (100mV/DIV) 100μs/DIV









Waveforms

 $V_{IN} = V_D = 5V, V_O = 2.5V, I_O = 6A, f_S = 500 \text{kHz}, L = 2.7 \mu\text{H}, C_{IN} = 100 \mu\text{F}, C_{OUT} = 150 \mu\text{F}, T_A = 25^{\circ}\text{C}$ unless otherwise noted. (Continued)




FIGURE 18. ADJUSTABLE START-UP




FIGURE 19. TRACKING START-UP

Detailed Description

The EL7566 is a 6A capable buck regulator operating from an input voltage range of 3V to 6V. The duty cycle can be adjusted from 0% to 100% allowing for a wide range of programmable output voltages. Patented on-chip resistorless current-sensing enables current mode control for excellent step load response. Overcurrent, Overvoltage, input Undervoltage, and thermal protection is integrated along with soft-start and power-up sequencing features to produce an overall robust power solution for general purpose applications.

EL7566DRE vs. EL7566AIRE

The EL7566AIRE includes the following feature changes from the EL7566DRE:

- Up to 6A Current Sinking Capability
- Expanded Temperature Range: -40°C to 85°C
- No Overvoltage Protection

Start-Up

The EL7566 employs a digital soft-start feature to suppress the in-rush current needed to charge the output capacitance and smoothly ramp the output voltage to regulation (See Figure 12). The normal start-up process begins when the input voltage reaches the rising POR threshold (~2.8V) and EN pin is transitioned HIGH by an internal 2.5 μ A current source. The output voltage is then digitally ramped to regulation over a 2ms period. The 2ms soft start-up time can be extended if needed by configuring the STP and STN pins. (refer to Full Start-Up Control section).

If the input voltage is ramped slowly, soft-start may be initiated before the input supply has reached regulation. The lower input voltage will have increased current demand during start-up and may risk an overcurrent event. To prevent such an event from occurring, a capacitor can be placed from the EN pin to GND to program a delay between when the rising POR threshold for VIN is met and when soft-start begins. The programmable delay time, T_D , is governed by Equation 1.

$$T_{D} = C_{EN} \times \frac{V_{EN}_{HI}}{I_{EN}}$$

where:

- C_{EN} is the capacitance at EN pin
- + V_{EN_HI} is the EN input high level (function of V_{DD} voltage, see Figure 5)
- I_{EN} is the EN pin pull-up current, nominal 2.5µA

Steady-State Operation

Under all steady-state conditions the converter will operate in fixed frequency continuous-conduction mode. For fast transient response and ease of controllability, a peak current-mode control method is employed. The inductor current is sensed from the upper PMOS. This current signal serves as the ramp to the PWM comparator and is compared against the difference signal generated by the transconductance error amplifier. Slope compensation for the ramp is used to allow for 100% duty cycle operation (see Figure 20). The pulse-width modulated square wave output of the PWM comparator is amplified and serves as the gate drive signals for the switching power FETs.

100% DUTY RATIO

EL7566 uses CMOS as internal synchronous power switches. The upper and lower switches are PMOS and NMOS respectively. The upper PMOS saves the need for a boot capacitor normally seen in NMOS/NMOS half-bridges.



It also allows 100% turn-on of the upper PMOS switch, achieving V_{O} close to V_{IN} . The maximum achievable V_{O} is:

$$V_{O} = V_{IN} - (R_{L} + R_{DSON1}) \times I_{O}$$

Where R_L is the DC resistance on the inductor and R_{DSON1} is the PMOS on-resistance, nominally $30m\Omega$ at room temperature with a temperature coefficient of $0.2m\Omega/^{\circ}C$.

OUTPUT VOLTAGE SELECTION

The output voltage can be as high as the input voltage minus the PMOS and inductor voltage drops (as seen previously in Equation 2). Referring to the Typical Application Circuit on page 2, use R_1 and R_2 to set the output voltage according to the following formula:

$$V_{O} = 0.8 \times \left(1 + \frac{R_{1}}{R_{2}}\right)$$

Some standard values of R_1 and R_2 are listed in Table 1.

| V _O (V) | R ₁ (kΩ) | R ₂ (kΩ) | | |
|--------------------|---------------------|---------------------|--|--|
| 0.8 | 2 | Open | | |
| 1 | 2.49 | 10 | | |
| 1.2 | 4.99 | 10 | | |
| 1.5 | 10 | 11.5 | | |
| 1.8 | 12.7 | 10.2 | | |
| 2.5 | 21.5 | 10 | | |
| 3.3 | 36 | 11.5 | | |
| | | | | |

TABLE 1.

It is important that the series combination of R1 and R2 is large enough as to not draw excessive current from the output.

VOLTAGE MARGINING

The EL7566 has built-in 5% load stress test (commonly called voltage margining) function. Combinations of TM and SEL set the margins shown in Table 2. When this function is not used, both pins should be connected to SGND, either directly or through a $10k\Omega$ resister. Figure 16 shows this feature.

| TABLE 2. | | | |
|----------|-----|--|--|
| ТМ | SEL | | |

| CONDITION | ТМ | SEL | vo |
|-------------|----|-----|--------------|
| Normal | 0 | Х | Nominal |
| High Margin | 1 | 1 | Nominal + 5% |
| Low Margin | 1 | 0 | Nominal - 5% |

SWITCHING FREQUENCY

The regulator has a programmable switching frequency of 200kHz to 1MHz. The switching frequency is generated by a relaxation comparator and adjusted by a capacitor from the

OSC pin to GND (C_{OSC}). The triangle waveform has 95% duty ratio and runs from 0.2V to 1.2V. Refer to the curve in Figure 6 for the appropriate value of C_{OSC} for the desired frequency. If external synchronization is desired, the circuit in Figure 21 can be used.




FIGURE 20. EXTERNAL SYNC CIRCUIT

Always choose the converter self-switching frequency 20% lower than the sync frequency to accommodate component variations.

Protection Features

The EL7566 features a wide range of protective measures to prevent the persistence of damaging system conditions. These features are overvoltage, overcurrent, Power-On-Reset (POR), and Thermal Shutdown protection.

OVERVOLTAGE PROTECTION (OVP)

The EL7566 monitors the output voltage and will shut down if it exceeds 110% of the set regulation point. This is accomplished by comparing the reference to the FB pin voltage. If an overvoltage condition is met, the controller will turn the high-side switch off, the low-side switch on, and pull PGOOD low. The converter will not latch off and will proceed with a soft-start as soon as the fault condition is cleared.

OVERCURRENT PROTECTION (OCP)

The current information for PWM ramp generation is also used for overcurrent protection. The measured current is compared against a preset Overcurrent threshold (~7-10A). If the output current exceeds the threshold, the output will shut down by turning off the high-side switch and turning the low-side switch on. This event, like OVP, will not latch the converter off. A soft-start will be initiated when the fault is cleared.

POWER-ON RESET (POR)

To ensure proper regulator operation, a power-on reset feature monitors the input voltage. When adequate input voltage is achieved ($V_{DD} > 2.8V$), the converter is allowed to soft-start. However, if V_{DD} falls below 2.5V, the regulator will shut down in the same manner as OVP or OCP.

THERMAL PROTECTION AND JUNCTION TEMPERATURE INDICATOR

An internal temperature sensor continuously monitors the junction temperature. If the junction temperature exceeds 135°C, the regulator is in a fault condition and will shut down. When the temperature falls back below 110°C, the regulator goes through the soft-start procedure again.



The V_{TJ} pin reports a voltage proportional to the junction temperature. Equation 3 illustrates the relationship and can be used to accurately evaluate thermal design points.

$$T_{J} \;=\; 75 + \frac{1.2 - V_{TJ}}{0.00384}$$

Full Start-Up Control

The EL7566 offers full start-up control. The core of this control is a start-up comparator in front of the main PWM controller. The STP and STN are the inputs to the comparator, whose HI output forces the PWM comparator to skip switching cycles. The user can choose any of the following control configurations:

ADJUSTABLE SOFT-START

In this configuration, the ramp-up time is adjustable to any time longer than the building soft-start time of 2ms. The approximate ramp-up time, T_{ST} , is:

$$T_{ST} = RC\left(\frac{V_{O}}{V_{IN}}\right)$$




FIGURE 21. ADJUSTABLE START-UP

CASCADE START-UP

In this configuration, EN pin of Regulator 2 is connected to the PG pin of Regulator 1 (Figure 22). V_{O2} will only start after V_{O1} is good.





FIGURE 22. CASCADE START-UP

LINEAR START-UP

In the linear start-up tracking configuration, the regulator with lower output voltage, V_{O2} , tracks the one with higher output voltage, V_{O1} .






FIGURE 23. LINEAR START-UP TRACKING

OFFSET START-UP

Compared with the cascade start-up, this configuration allows Regulator 2 to begin the start-up process when V_{O1} reaches a particular value of V_{REF}*(1+R_B/R_A) before PG goes HI, where V_{REF} is the regulator reference voltage. V_{REF}=1.26.




FIGURE 24. OFFSET START-UP TRACKING

Component Selection

INPUT CAPACITOR

The main functions of the input capacitor(s) are to maintain the input voltage steady and to filter out the pulse current passing through the upper switch. The root-mean-square value of this current is:

$$I_{\text{IN,RMS}} = \frac{\sqrt{V_{\text{O}} \times (V_{\text{IN}} - V_{\text{O}})}}{V_{\text{IN}}} \times I_{\text{O}} \approx 1/2(I_{\text{O}})$$

for a wide range of V_{IN} and $\mathsf{V}_{\text{O}}.$

For long-term reliability, the input capacitor or combination of capacitors must have the current rating higher than $I_{IN,RMS}$. Use X5R or X7R type ceramic capacitors, or SPCAP or POSCAP types of Polymer capacitors for their high current handling capability.



INDUCTOR

The NMOS positive current limit is set at about 8A. For optimal operation, the peak-to-peak inductor current ripple ΔI_L should be less than 1A. The following equation gives the inductance value:

$$L = \frac{(V_{IN} - V_O) \times V_O}{V_{IN} \times \Delta I_L \times F_S}$$

The peak current the inductor sees is:

$$I_{LPK} = I_{O} + \frac{\Delta I_{L}}{2}$$

When inductor is chosen, it must be rated to handle the peak current and the average current of ${\rm I}_{\rm O}.$

OUTPUT CAPACITOR

Output voltage ripple and transient response are the predominant factors when choosing the output capacitor. Initially, output capacitance should be sized with an ESR to satisfy the output ripple ΔV_O requirement:

$$\Delta V_{O} = \Delta I_{L} \times ESR$$

When a step load change, ΔI_O , is applied to the converter, the initial voltage drop can be approximated by ESR* ΔI_O . The output voltage will continue to drop until the control loop begins to correct the output voltage error. Increasing the output capacitance will lessen the impact of load steps on output voltage. Increasing loop bandwidth will also reduce output voltage deviation under step load conditions. Some experimentation with converter bandwidth and output filtering will be necessary to generate a good transient response (Reference Figure 15).

As with the input capacitor, it is recommended to use X5R or X7R type of ceramic capacitors. SPCAP or POSCAP type Polymer capacitors can also be used for the low ESR and high capacitance requirements of these converters.

Generally, the AC current rating of the output capacitor is not a concern because the RMS current is only 1/8 of ΔI_L .

LOOP COMPENSATION

Current-mode control in system forces the inductor current to be proportional to the error signal. This has the advantage of eliminating the double pole response of the output filter, and reducing complexity in the overall loop compensation. A simple Type 1 compensator is adequate to generate a stable, high-bandwidth converter. The compensation resister is decided by:

$$\mathbf{R}_{\mathbf{C}} = \frac{\mathbf{I}_{\mathbf{O}}}{\mathbf{VFB}} \times \frac{\mathbf{F}_{\mathbf{C}} \times 2 \times \pi \times (\mathbf{ESR} + \mathbf{R}_{\mathbf{OUT}}) \times \mathbf{C}_{\mathbf{OUT}}}{\mathbf{GM}_{\mathbf{PWM}} \times \mathbf{GM}_{\mathbf{EA}}}$$

where:

 GM_{PWM} is the transconductance of the PWM comparator, GM_{PWM} = 120S

$$R_{OUT} = \frac{V_0}{I_0}$$

- ESR is the ESR of the output capacitor
- C_{OUT} is output capacitance
- GM_{EA} is the transconductance of the error amplifier, $GM_{EA} = 120\mu S$
- F_C is the intended crossover frequency of the loop. For best performance, set this value to about one-tenth of the switching frequency.
- Once R_C is chosen, C_C is decided by:

$$C_{C} = 1.5 \times C_{OUT} \times \frac{R_{OUT}}{R_{C}}$$

Design Example

A 5V to 2.5V converter with a 6A load requirement.

1. Choose the input capacitor

The input capacitor or combination of capacitors has to be able to take about 1/2 of the output current, e.g., 3A. Panasonic EEFUD0J101XR is rated at 3.3A, 6.3V, meeting the above criteria.

2. Choose the inductor. Set the converter switching frequency at 500kHz:

$$L = \frac{(V_{IN} - V_O) \times V_O}{V_{IN} \times \Delta I_L \times F_S}$$

 ΔI_L = 1A yields 2.3µH. Leave some margin and choose L = 2.7µH. Coilcraft's DO3316P-272HC has the required current rating.

3. Choose the output capacitor

L = 2.7 μ H yields about 1A inductor ripple current. If 25mV of ripple is desired, C_{OUT}'s ESR needs to be less than 25m Ω . Panasonic's EEFUD0G151XR 150 μ F has an ESR of 12m Ω and is rated at 4V.

ESR is not the only factor deciding the output capacitance. As discussed earlier, output voltage droops less with more capacitance when converter is in load transient. Multiple iterations may be needed before final components are chosen.

4. Loop compensation

50kHz is the intended crossover frequency. With the conditions ${\rm R}_{\rm C}$ and ${\rm C}_{\rm C}$ are calculated as:

 R_C = 10.5k Ω and C_C = 8900pF, round to standard value of 8200pF.

For convenience, Table 3 lists the compensation values for frequently used output voltages.

| V _O (V) | R _C (kΩ) | C _C (pF) |
|--------------------|---------------------|---------------------|
| 3.3 | 13.7 | 8200 |
| 2.5 | 10.5 | 8200 |
| 1.8 | 7.68 | 8200 |
| 1.5 | 6.49 | 8200 |
| 1.2 | 5.23 | 8200 |
| 1 | 4.42 | 8200 |
| 0.8 | 3.57 | 8200 |

TABLE 3. COMPENSATION VALUES

Thermal Management


The EL7566 is packaged in a thermally-efficient HTSSOP-28 package, which utilizes the exposed thermal pad at the bottom to spread heat through PCB metal.

Therefore:

- 1. The thermal pad must be soldered to the PCB.
- 2. Maximize the PCB area.
- 3. If a multiple layer PCB is used, thermal vias (13 to 25 mil) must be placed underneath the thermal pad to connect to ground plane(s). Do not place thermal reliefs on the vias. Figure 25 shows a typical connection.

The thermal resistance for this package is as low as 26°C/W for 2 layer PCB of 0.39" thickness (See Figure 9). The actual junction temperature can be measured at V_{TJ} pin.

The thermal performance of the IC is heavily dependent on the layout of the PCB. The user should exercise care during the design phase to ensure the IC will operate within the recommended environmental conditions.



COMPONENT SIDE CONNECTION

GROUND PLANE CONNECTION

FIGURE 25. PCB LAYOUT - 28-PIN HTSSOP PACKAGE

Layout Considerations


The layout is very important for the converter to function properly. Follow these tips for best performance:

- Separate the Power Ground (↓) and Signal Ground (↓); connect them only at one point right at the SGND pin
- 2. Place the input capacitor(s) as close to V_{IN} and PGND pins as possible
- 3. Make as small as possible the loop from LX pins to L to $\rm C_O$ to PGND pins
- 4. Place R1 and R2 pins as close to the FB pin as possible
- 5. Maximize the copper area around the PGND pins; do not place thermal relief around them
- 6. Thermal pad should be soldered to PCB. Place several via holes under the chip to the ground plane to help heat dissipation

The demo board is a good example of layout based on this outline. Please refer to the EL7566 Application Brief.



Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

© Copyright Intersil Americas LLC 2004-2006. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

