The EL7154 three-state pin driver is particularly well suited for ATE and level shifting applications. The 4A peak drive capability, makes the EL7154 an excellent choice when driving high speed capacitive lines.

The P-Channel MOSFET is completely isolated from the power supply, providing a high degree of flexibility. Pin (7) can be grounded, and the output can be taken from pin (8) when a "source follower" output is desired. The N-Channel MOSFET has an isolated drain, but shares a common bus with pre-drivers and level shifter circuits. This is necessary to ensure that the N -Channel device can turn off effectively when $\mathrm{V}_{\mathrm{L}}$ goes below GND. In some power-FET and IGBT applications, negative drive is desirable to insure effective turn-off. The EL7154 can be used in these applications by returning $\mathrm{V}_{\mathrm{L}}$ to a moderate negative potential.

## Pinout

EL7154
(8 LD PDIP, 8 LD SOIC) TOP VIEW


## Truth Table

| THREE-STATE | INPUT | PouT | NOUT $^{\text {OUT }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Open | Open |
| 0 | 1 | Open | Open |
| 1 | 0 | HIGH | Open |
| 1 | 1 | Open | LOW |

[^0]
## Features

- Comparatively low cost
- Three-State output
- 3V and 5V Input compatible
- Clocking speeds up to 10 MHz
- 20ns Switching/delay time
- 4A Peak drive
- Isolated drains
- Low output impedance: $2.5 \Omega$
- Low quiescent current: 5 mA
- Wide operating voltage: 4.5 V to 16 V
- Isolated P-Channel device
- Separate ground and $V_{L}$ pins
- Pb-free available (RoHS compliant)


## Applications

- Loaded circuit board testers
- Digital testers
- Level shifting below GND
- IGBT drivers
- CCD drivers


## Ordering Information

| PART <br> NUMBER | PART <br> MARKING | PKG. <br> DWG. \# |  |
| :--- | :--- | :--- | :--- |
| EL7154CNZ (No longer available, <br> recommended replacement: <br> EL7154CSZ) | EL7154CN Z | 8 Ld PDIP* (Pb-free) | MDP0031 |
| EL7154CSZ (See Note) | 7154 CSZ | 8 Ld SOIC (Pb-free) | M8.15E |
| EL7154CSZ-T7** (See Note) | 7154 CSZ | 8 Ld SOIC (Pb-free) | M8.15E |
| EL7154CSZ-T13** See Note) | $7154 C S Z$ | 8 Ld SOIC (Pb-free) | M8.15E |

*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
**Add "-T" or "-TK" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Nominal Operating Voltage Range

| PIN | MIN | MAX |
| :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{L}}$ | -3 | 0 |
| $\mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{L}}$ | 5 | 15 |
| $\mathrm{~V}_{\mathrm{H}}$ to $\mathrm{V}_{\mathrm{L}}$ | 2 | 15 |
| $\mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{H}}$ | -0.5 | 15 |
| $\mathrm{~V}_{\mathrm{DD}}$ | 5 | 15 |



## Thermal Information

Storage Temperature Range . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Operating Temperature . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$ Power Dissipation

$$
\begin{aligned}
& \text { SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }
\end{aligned}
$$

Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp
*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

1. Limits established by characterization and are not production tested.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

DC Electrical Specifications $\quad T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=-3 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ | Logic "1" Input Voltage |  | 2.4 |  |  | V |
| IIH | Logic "1" Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Logic "0" Input Voltage |  |  |  | 0.6 | V |
| IIL | Logic "0" Input Current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{HVS}}$ | Input Hysteresis |  |  | 0.3 |  | V |
| OUTPUT |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{OH}}$ | Pull-Up Resistance | $\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ |  | 1.5 | 4 | $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | Pull-Down Resistance | $\mathrm{I}_{\text {OUT }}=+100 \mathrm{~mA}$ |  | 2 | 4 | $\Omega$ |
| IOUT | Output Leakage Current | $\mathrm{V}_{\text {DD }} / \mathrm{GND}$ |  | 0.2 | 10 | $\mu \mathrm{A}$ |
| IPK | Peak Output Current | Source/Sink |  | 4.0 |  | A |
| IDC (Note 1) | Continuous Output Current | Source/Sink | 200 |  |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| Is | Power Supply Current | Inputs $=V_{\text {DD }}$ |  | 1 | 2.5 | mA |
| $\mathrm{V}_{\mathrm{S}}$ | Operating Voltage |  | 4.5 |  | 16 | V |
| $\mathrm{I}_{\mathrm{G}}$ | Current to GND (Pin 4) |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| IH | Off Leakage at $\mathrm{V}_{\mathrm{H}}$ | Pin $8=0 V$ |  | 1 | 10 | $\mu \mathrm{A}$ |

AC Electrical Specifications $\quad T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING CHARACTERISTICS (VDD $\left.=\mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} ; \mathrm{V}_{\mathrm{L}}=-3 \mathrm{~V}\right)$ |  |  |  |  |  |  |
| $t_{R}$ (Note 1) | Rise Time | $C_{L}=100 \mathrm{pF}$ |  | 4 | 25 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 20 |  | ns |
| $t_{F}$ (Note 1) | Fall Time | $C_{L}=100 \mathrm{pF}$ |  | 4 | 25 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{D}-1}$ (Note 1) | Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 20 | 25 | ns |

EL7154
AC Electrical Specifications $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{D}-2}$ (Note 1) | Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=2000 \mathrm{pF}$ |  | 10 | 25 | ns |
| $\mathrm{t}_{\mathrm{D}-1}$ (Note 1) | Three-State Delay |  |  |  | 25 | ns |
| $\mathrm{t}_{\mathrm{D}-2}$ (Note 1) | Three-State Delay |  |  |  | 25 | ns |

Timing Table


## Standard Test Configuration



## Typical Performance Curves



FIGURE 1. MAX POWER DERATING CURVES


FIGURE 3. INPUT CURRENT vs VOLTAGE


FIGURE 5. QUIESCENT SUPPLY CURRENT


FIGURE 7. AVERAGE SUPPLY CURRENT vs VOLTAGE AND FREQUENCY


FIGURE 2. SWITCH THRESHOLD vs SUPPLY VOLTAGE


FIGURE 4. PEAK DRIVE vs SUPPLY VOLTAGE


FIGURE 6. "ON" RESISTANCE vs SUPPLY VOLTAGE


FIGURE 8. RISE/FALL TIME vs LOAD

## Typical Applications



FIGURE 9. PIN DRIVER


FIGURE 11. IGBT DRIVER WITH NEGATIVE SWING


FIGURE 10. ADJUSTABLE AMPLITUDE PULSE GENERATOR


FIGURE 12. PMDS FOLLOWER


FIGURE 13. RESONANT GATE DRIVER

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :--- | :--- |
| November 23, 2015 | FN7278.4 | - Updated Ordering Information Table on page 2. <br> - Added Revision History. <br> - Added About Intersil Verbiage. <br> -Changed POD MDP0027 to POD M8.15E. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets. For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
© Copyright Intersil Americas LLC 1996-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## M8.15E

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09


DETAIL "A"


TYPICAL RECOMMENDED LAND PATTERN

Plastic Dual-In-Line Packages (PDIP)


## MDP0031

PLASTIC DUAL-IN-LINE PACKAGE

| SYMBOL | INCHES |  |  |  |  | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PDIP8 | PDIP14 | PDIP16 | PDIP18 | PDIP20 |  |  |
| A | 0.210 | 0.210 | 0.210 | 0.210 | 0.210 | MAX |  |
| A1 | 0.015 | 0.015 | 0.015 | 0.015 | 0.015 | MIN |  |
| A2 | 0.130 | 0.130 | 0.130 | 0.130 | 0.130 | $\pm 0.005$ |  |
| b | 0.018 | 0.018 | 0.018 | 0.018 | 0.018 | $\pm 0.002$ |  |
| b2 | 0.060 | 0.060 | 0.060 | 0.060 | 0.060 | +0.010/-0.015 |  |
| c | 0.010 | 0.010 | 0.010 | 0.010 | 0.010 | +0.004/-0.002 |  |
| D | 0.375 | 0.750 | 0.750 | 0.890 | 1.020 | $\pm 0.010$ | 1 |
| E | 0.310 | 0.310 | 0.310 | 0.310 | 0.310 | +0.015/-0.010 |  |
| E1 | 0.250 | 0.250 | 0.250 | 0.250 | 0.250 | $\pm 0.005$ | 2 |
| e | 0.100 | 0.100 | 0.100 | 0.100 | 0.100 | Basic |  |
| eA | 0.300 | 0.300 | 0.300 | 0.300 | 0.300 | Basic |  |
| eB | 0.345 | 0.345 | 0.345 | 0.345 | 0.345 | $\pm 0.025$ |  |
| L | 0.125 | 0.125 | 0.125 | 0.125 | 0.125 | $\pm 0.010$ |  |
| N | 8 | 14 | 16 | 18 | 20 | Reference |  |

Rev. C 2/07
NOTES:

1. Plastic or metal protrusions of $0.010^{\prime \prime}$ maximum per side are not included
2. Plastic interlead protrusions of 0.010 " maximum per side are not included.
3. Dimensions $E$ and $e A$ are measured with the leads constrained perpendicular to the seating plane.
4. Dimension eB is measured with the lead tips unconstrained.
5. 8 and 16 lead packages have half end-leads as shown.

[^0]:    Manufactured under U.S. Patent Nos. 5,334,883, \#5,341,047, \#5,352,578, \#5,352,389, \#5,351,012, \#5,374,898

