

**Customer Notification** 

# V850E/PHO3

# **32-Bit Single-Chip Microcontrollers**

**Operating Precautions** 

μPD70F3441 μPD70F3483

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics. Renesas Electronics. Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics is product of Renesas Electronics. Renesas Electronics shall not be in any way liable for any application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

#### **Table of Contents**

(A)	Table	of Operating Precautions4
(B)	Descri	ption of Operating Precautions6
	No. 1	INTDEDF interrupt is misleadingly generated
	No 2	(Technical limitation)
		(Technical limitation) 7
	No. 3	Unintended protection of flash blocks when applying the permanent boot block
	No 4	Elevent Protection (Specification change notice)
	No. 5	FlexRay: After reception of a valid sync frame followed by a valid non-sync frame in the same static slot the received sync frame may be ignored. (Specification change notice)
	No. 6	FlexRay: Sync frame overflow flag EIR.SFO may be set if slot counter is greater than 1024. (Specification change notice)
	No. 7	FlexRay: Acceptance of startup frames received after reception of more than
		gSyncNodeMax sync frames. (Specification change notice)
	No. 8	FlexRay: Initial rate correction value of an integrating node is zero if
	No. 9	FlexRay: Incorrect rate and/or offset correction value if second Secondary Time Reference Point (STRP) coincides with the action point after detection of a valid frame (Specification change notice)
	No. 10	FlexRay: Flag SFS.MRCS is set erroneously although at least one valid sync frame pair is received. (Specification change notice)
	No. 11	FlexRay: Rate correction set to zero in case of SyncCalcResult=MISSING_TERM. (Specification change notice)
	No. 12	FlexRay: A sequence of received WUS may generate redundant SIR.WUPA/B events. (Specification change notice)
	No. 13	Input voltage level of MODE1 (FLMD0) pin restricted. (Specification change notice) 17
	No. 14	ADC: When reading the ADCRnm registers asynchronously the conversion result from previous channel might be provided. (Specification change notice) 18
(C)	Valid S	Specification
(D)	Revisi	on History

### (A) Table of Operating Precautions

No.	Outline	µPD70	F3441	µPD70F3483		
		Rev.	ES 1.0	ES 2.0		
		Rank <sup>Note</sup>				
1	INTDEDF interrupt is misleadingly generated in the second	×	~	~		
2	CSIB master mode stop condition (Tech	×	~	~		
3	Unintended protection of flash blocks whether the permanent boot block cluster protect cation change notice)	hen applying tion (Specifi-	×	×	×	
4	FlexRay: Register RCV displays wrong v fication change notice)	alue. (Speci-	×	×	×	
5	FlexRay: After reception of a valid syn lowed by a valid non-sync frame in the slot the received sync frame may be igno cation change notice)	nc frame fol- same static red. (Specifi-	×	×		
6	FlexRay: Sync frame overflow flag EIR. set if slot counter is greater than 1024. ( change notice)	SFO may be Specification	×	×	×	
7	FlexRay: Acceptance of startup frames reception of more than gSyncNodeMax (Specification change notice)	eceived after sync frames.	×	×	×	
8	FlexRay: Initial rate correction value of a node is zero if pMicroInitialOffsetA,B = 0> cation change notice)	n integrating k00. (Specifi-	×	×	×	
9	FlexRay: Incorrect rate and/or offset corr if second Secondary Time Reference F coincides with the action point after de valid frame. (Specification change notice)	rection value Point (STRP) etection of a	×	×	×	
10	FlexRay: Flag SFS.MRCS is set erroneou at least one valid sync frame pair is receiv cation change notice)	usly although ved. (Specifi-	×	×	×	
11	FlexRay: Rate correction set to zero in c CalcResult=MISSING_TERM. (Specifica notice)	ase of Sync- ation change	×	×	×	
12	FlexRay: A sequence of received WUS m redundant SIR.WUPA/B events. ( change notice)	nay generate Specification	×	×	×	
13	Input voltage level of MODE1 (FLMD0) p (Specification change notice)	in restricted.	×	×	×	

No.	Outline	µPD70	)F3441	µPD70F3483	
		Rev.	ES 1.0	ES 2.0	
		Rank <sup>Note</sup>			
14	ADC: When reading the ADCRnm registen nously the conversion result from previ might be provided. (Specification change	×	×	×	

✓ :Not applicable

× :Applicable

**Note:** The rank is indicated by the letter appearing at the 5th position from the left in the lot number, marked on each product.

#### (B) Description of Operating Precautions

# No. 1 INTDEDF interrupt is misleadingly generated (Technical limitation)

#### <u>Detail</u>

On execution of a special code sequence from flash memory a misleading Double Error Detection interrupt INTDEDF may be generated respectively in case interrupt sharing is enabled (INTSEL.ISR =  $1_b$ ) a NMI interrupt is generated. The INTDEDF interrupt will occur only once, as the status of INTERRF.INTERR0 must be cleared to re-enable further INTDEDF interrupts.

As a consequence the Double Error Detection mechanism of the flash can not be used.

Special code sequence which generates the INTDEDF interrupt:

- 1st instruction: Any load instruction (LD, SLD)
- 2nd instruction Any branch instruction (Bcond, JARL, JMP, JR) or a jump to the interrupt handler due to an interrupt request

Example: Id.w 0x1004[r0], r19 jmp r20

<u>Workaround</u> None. Do not use the Double Error Detection mechanism of the flash.

No. 2	CSIB master mode stop condition (Technical limitation)
	Detail
	When any channel of CSIB is operated in master mode (CB <i>n</i> CTL1.CKS[2:0] $\neq$ 111 <sub>b</sub> ) with CB <i>n</i> CTL1.CB <i>n</i> DAP=0 <sub>b</sub> ( <i>n</i> =0,1) the CSIB may stop operating.
	In transmit mode (CBnCTL0.CBnTXE=1 <sub>b</sub> , CBnRXE=0 <sub>b</sub> ) any write to the related CBnTX0 register will no longer start a transmission sequence. Furthermore the related transmission interrupt request will not be generated.
	In transmit/receive mode (CB <i>n</i> CTL0.CBnTXE=1 <sub>b</sub> , CB <i>n</i> RXE=1 <sub>b</sub> ) any write to the related CB <i>n</i> TX0 register will no longer start a transmission/reception sequence. Furthermore the related transmission/reception interrupt request will not be generated.
	In receive mode (CB <i>n</i> CTL0.CB <i>n</i> TXE=0 <sub>b</sub> , CB <i>n</i> CTL0.CB <i>n</i> RXE=1 <sub>b</sub> ) any read from the related CB <i>n</i> RX0 register will no longer start a receive sequence. Furthermore the related receive interrupt request will not be generated.
	The described CSIB <i>n</i> stop condition can be escaped by initiating a system reset or by a sequential clear and set of the CB <i>n</i> CTL0.CB <i>n</i> PWR bit.
	The aforementioned condition does not occur when CBnCTL1.CBnDAP=1b.
	Workaround
	To overcome CSIB master mode stop condition apply either of the following workarounds:
	<ul> <li>Do not use CSIB in master mode with CBnCTL1.CBnDAP=0b.</li> </ul>

• Initiate a system reset, or clear and set the CBnCTL0.CBnPWR bit in case CSIB stops operating.

No. 3 Unintended protection of flash blocks when applying the permanent boot block cluster protection (Specification change notice)

#### <u>Detail</u>

Enabling the boot block cluster protection feature to permanently lock the boot block against any kind of update or manipulation (write/erase) may result in unintended protection of additional flash blocks not being part of the boot block cluster itself.

Such unintended protection may occur under the following conditions:

- Operation Mode
  - Single chip mode (self-programming)
  - Flash programming mode
- Boot block cluster settings
  - Boot block cluster area is less than 512kB
  - Boot block cluster protection is enabled

If above conditions are met any attempt to erase a flash block outside the boot block cluster starting with or including address 80000h will fail and result in erase errors.

#### Workaround

Do not enable the boot block cluster protection at all. Or: When using the boot block cluster protection feature do not apply the block erase function to blocks starting with or including address 80000h No. 4 FlexRay: Register **RCV** displays wrong value. (Specification change notice)

#### Description

If the calculated rate correction value is in the range of [-pClusterDriftDamping .. +pCluster-DriftDamping], vRateCorrection of the CSP process is set to *zero*. In this case register **RCV** should be updated with this value. Erroneously **RCV.RCV[11:0]** holds the calculated value in the range [-pClusterDriftDamping .. +pClusterDriftDamping] instead of *zero*.

#### <u>Scope</u>

The erratum is limited to the case where the calculated rate correction value is in the range of [-pClusterDriftDamping .. +pClusterDriftDamping].

#### Effects

The displayed rate correction value **RCV.RCV[11:0]** is in the range of [-pClusterDrift-Damping .. +pClusterDriftDamping] instead of *zero*. The error of the displayed value is limited to the range of [-pClusterDriftDamping .. +pClusterDriftDamping]. For rate correction in the next double cycle always the correct value of *zero* is used.

#### Workaround

A value of **RCV.RCV[11:0]** in the range of [-pClusterDriftDamping .. +pClusterDriftDamping] has to be interpreted as zero.

#### Severity: (low, medium, high)

Low, no impact on rate correction, workaround available.

<u>Classification</u>

No. 5 FlexRay: After reception of a valid sync frame followed by a valid non-sync frame in the same static slot the received sync frame may be ignored. (Specification change notice)

#### **Description**

If in a static slot of an even cycle a valid sync frame followed by a valid non-sync frame is received, and the frame valid detection (prt\_frame\_decoded\_on\_X) of the DEC process occurs one sclk after valid frame detection of FSP process (fsp\_val\_syncfr\_chx), the sync frame is not taken into account by the CSP process (devte\_xxs\_reg).

#### <u>Scope</u>

The erratum is limited to the case where more than one valid frame is received in a static slot of an even cycle.

#### Effects

In the described case the sync frame is not considered by the CSP process. This may lead to a SyncCalcResult of MISSIMG\_TERM (error flag **SFS.MRCS** set). As a result the POC state may switch to NORMAL\_PASSIVE or HALT or the Startup procedure is aborted.

#### **Workaround**

Avoid static slot configurations long enough to receive two valid frames.

Severity: (low, medium, high)

Low, this problem does not occur with typical configurations.

Classification

No. 6 FlexRay: Sync frame overflow flag **EIR.SFO** may be set if slot counter is greater than 1024. (Specification change notice)

#### **Description**

If in the static segment the number of transmitted and received sync frames reaches gSync-NodeMax and the slot counter in the dynamic segment reaches the value cStaticSlotIDMax + gSyncNodeMax = 1023 + gSyncNodeMax, the sync frame overflow flag **EIR.SFO** is set erroneously.

#### <u>Scope</u>

The erratum is limited to configurations where the number of transmitted and received sync frames equals to gSyncNodeMax and the number of static slots plus the number of dynamic slots is greater or equal than 1023 + gSyncNodeMax.

#### Effects

In the described case the sync frame overflow flag **EIR.SFO** is set erroneously. This has no effect to the POC state.

#### **Workaround**

Configure gSyncNodeMax to number of transmitted and received sync frames plus one or avoid configurations where the total of static and dynamic slots is greater than cStaticSlotID-Max.

#### Severity: (low, medium, high)

Low, workaround available, the erroneous setting of  $\ensuremath{\text{EIR.SFO}}$  has no influence on the protocol

operation state.

#### **Classification**

No. 7 FlexRay: Acceptance of startup frames received after reception of more than gSyncNodeMax sync frames. (Specification change notice)

#### **Description**

If a node receives in an even cycle a startup frame after it has received more than gSyncNodeMax sync frames, this startup frame is added erroneously by process CSP to the number of valid startup frames (zStartupNodes). The faulty number of startup frames is delivered to the process POC. As a consequence this node may integrate erroneously to the running cluster because it assumes that it has received the required number of startup frames.

#### <u>Scope</u>

The erratum is limited to the case of more than gSyncNodeMax sync frames.

#### Effects

In the described case a node may erroneously integrate successfully into a running cluster.

#### Workaround

Correct configuration with all startup frames placed in the first static slots.

#### Severity: (low, medium, high)

Low, only appears in case of faulty configurations where the number of sync nodes configured in a cluster is greater than gSyncNodeMax (**GTUC2.SNM[3:0]**).

#### **Classification**

No. 8	FlexRay: Initial rate correction value of an integrating node is <i>zero</i> if pMicroInitialOffsetA,B = 0x00. (Specification change notice)
	Description:
	The initial rate correction value as calculated in figure 8-8 of protocol spec v2.1 is <i>zero</i> if parameter pMicroInitialOffsetA,B was configured to be <i>zero</i> .
	<u>Scope:</u>
	The erratum is limited to the case where pMicroInitialOffsetA,B is configured to zero.
	<u>Effects:</u>
	Starting with an initial rate correction value of <i>zero</i> leads to an adjustment of the rate correction earliest 3 cycles later (see figure 7-10 of protocol spec v2.1). In a worst case scenario, if the whole cluster is drifting away too fast, the integrating node would not be able to follow and therefore abort integration.
	Workaround:
	Don't configure pMicroInitialOffsetA,B to <i>zero</i> . A configuration of pMicroInitialOffsetA,B = 0x01instead of the calculated value <i>zero</i> will delay the start of the node by only one microtick but leads to a correct initial rate correction value.
	Severity: (low, medium, high)
	Low, workaround available.
	Classification:
	Non Critical Error

No. 9 FlexRay: Incorrect rate and/or offset correction value if second Secondary Time Reference Point (STRP) coincides with the action point after detection of a valid frame. (Specification change notice)

#### **Description**

If a valid sync frame is received before the action point and additionally noise or a second frame leads to a STRP coinciding with the action point, an incorrect deviation value of *zero* is used for further calculations of rate and/or offset correction values.

#### <u>Scope</u>

The erratum is limited to configurations with an action point offset greater than static frame length.

#### Effects

In the described case a deviation value of *zero* is used for further calculations of rate and/or offset correction values. This may lead to an incorrect rate and/or offset correction of the node.

#### Workaround

Configure action point offset smaller than static frame length.

#### Severity: (low, medium, high)

Low, with typical configurations the action point offset is much smaller than the static frame length. With such configurations no valid frame can be received before action point.

#### **Classification**

No. 10 FlexRay: Flag **SFS.MRCS** is set erroneously although at least one valid sync frame pair is received. (Specification change notice)

#### **Description**

If in an odd cycle 2c+1 after reception of a sync frame in slot n the total number of different sync frames per double cycle has exceeded gSyncNodeMax and the node receives in slot n+1 a sync frame that matches with a sync frame received in the even cycle 2c, the sync frame pair is not taken into account by CSP process. This may cause the flags **SFS.MRCS** and **EIR.CCF** to be set erroneously.

#### <u>Scope</u>

The erratum is limited to the case of a faulty cluster configuration where different sets of sync frames are transmitted in even and odd cycles and the total number of different sync frames is greater than gSyncNodeMax.

#### <u>Effects</u>

In the described case the error interrupt flag **EIR.CCF** is set and the node may enter either the POC state NORMAL\_PASSIVE or HALT.

<u>Workaround</u>

Correct configuration of gSyncNodeMax.

Severity: (low, medium, high

Low, occurs only with invalid cluster configurations.

<u>Classification</u>

No. 11	FlexRay: Rate correction set to zero in case of SyncCalcResult=MISSING_TERM.
	(Specification change notice)

#### Description:

In case a node receives too few sync frames for rate correction calculation and signals a SyncCalcResult of MISSING\_TERM, the rate correction value is set to zero instead to the last calculated value.

#### <u>Scope:</u>

The erratum is limited to the case where a node enters NORMAL\_PASSIVE state (pAllow-HaltDueToclock=false) because of receiving too few sync frames for rate correction calculation (SyncCalcResult=MISSING\_TERM).

#### Effects:

In the described case a rate correction value of zero is applied in NORMAL\_PASSIVE state instead of the last rate correction value calculated in NORMAL\_ACTIVE state. This decreases the probability to re-enter NORMAL\_ACTIVE state.

#### Workaround:

If NORMAL\_PASSIVE state is entered due to missing sync frames, use higher level application software to leave this state and to initiate a re-integration into the cluster.

Severity: (low, medium, high)

Low, workaround available.

<u>Classification:</u> Non Critical Error No. 12 FlexRay: A sequence of received WUS may generate redundant SIR.WUPA/B events. (Specification change notice)

#### <u>Description</u>

If a sequence of wakeup symbols (WUS) is received, all separated by appropriate idle phases, a valid wakeup pattern (WUP) should be detected after every second WUS. The E-Ray detects a valid wakeup pattern after the second WUS and then after each following WUS.

#### <u>Scope</u>

The erratum is limited to the case where the application program frequently resets the appropriate SIR.WUPA/B bits.

#### Effects

In the described case there are more SIR.WUPA/B events seen than expected.

<u>Workaround</u> Ignore redundant SIR.WUPA/B events.

Severity: (low, medium, high)

Low, workaround available.

<u>Classification</u> Non Critical Error

#### No. 13 Input voltage level of MODE1 (FLMD0) pin restricted. (Specification change notice)

#### Description

The voltage input high level  $V_{IH}$  and voltage input low level  $V_{IL}$  of the MODE1 (FLMD0) pin as described in the data sheet differ from the true voltage input levels of the input buffer.

<u>Effects</u>

Instead of

 $\label{eq:VIH} \begin{array}{l} V_{IH(min)} = 0.7 \; V_{DD3} \; and \; V_{IL(max)} = 0.3 \; V_{DD3} \\ the \; correct limitations of the voltage input level \; are \\ V_{IH(min)} = 0.8 \; V_{DD3} \; and \; V_{IL(max)} = 0.2 \; V_{DD3} \end{array}$ 

Thus the MODE1 (FLMD0) pin features the same voltage input range as the MODE0, MODE2 and RESET pin.

#### Workaround

None. Please check the applied voltage input levels for the MODE1 (FLMD0) pin of the concerned circuit layout.

The flash programmers PG-FP4 and PG-FP5 can be used without any restriction, since these devices apply appropriated voltage levels at the FLMD0 pin.

No. 14 ADC: When reading the ADCRnm registers asynchronously the conversion result from previous channel might be provided. (Specification change notice)

#### <u>Details</u>

When the A/D converter (ADC) is operating in scan mode and is stopped asynchronously (by clearing the ADCEn bit, rewriting of ADMn0/ADMn1/ADMn2 registers, or an enabled external or timer trigger event) the internal current ADCRnm master register might be loaded with the conversion result of the previous converted channel.

After AD conversion restart (by setting the ADCEn bit, or automatically after rewriting of ADMn0/ADMn1/ADMn2 registers, or by the enabled external or timer trigger event) the ADCRnm master register still holds the conversion result of the previous converted channel. When the concerned conversion result register (ADCRnm) is read during the conversion time, the conversion result of the previous channel may be read, if at that time the internal ADCRSEL signal is active (for an ADC clock period of 62.5 ns).

Because of the small timing window (62.5 ns), a consecutive read of same ADCRnm register will never result in two invalid values.

When all specified channels are scanned once after reconfiguration, further reading of ADCRnm register will always return a valid value of the correspoding channel.

#### <u>Example</u>

- 1. AD conversion in SCAN mode (ADCE=1)
- 2. AD conversion stop (ADCE=0)
- 3. AD restart in SCAN mode (ADCE=1 and Trigger)
- 4. AD conversion of channel 0
- 5. AD conversion end of channel 0
- 6. AD conversion of channel 1
- 7. AD conversion end of channel 1
- 8. AD conversion of channel m
- 9. AD conversion end of channel m

When an ADCRnm register is read between steps 3 to 9, the result of the previous channel might be read until the conversion of the concerned channel has been finished the first time, e. g. ADCRn0 can be read properly from step 6 on.

Step	1	2	3	3,4	5,6	7			8 9	9							
ADCEn				<b></b>											8		
A/D conversion channel	CH3 CH4	4 CH5		CH0	CH1	CH2	CH3	СН4	CH5	CH6	CH7	CH8	CH9	CH0		CH9	
A/D conversion data	СНЗ	CH4			CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	CH8	CH9		CH8	CH9
ADCRn5 (master)	old CH5 value		CH4 conve	rsion r	esult (v	alid)			CH4				CI	H5			
ADCRn5 (slave)			old CH5 v	alue						Ì			CI	H5			
INTAD														١			
ADCRSEL					1	1	Λ	Λ		Γ	۱	1	٨			1	١
signal)					†	1	†	1	1						u		
			(	a)		(	(b)							(c)			

No. 14 ADC: When reading the ADCRnm registers asynchronously the conversion result from previous channel might be provided. (Specification change notice)

(Example continued)

- (a) Restart of A/D converter.
- (b) For instance when ADCRn5 register is read after restart of the A/D converter during period (b) at the timing of an active ADCRSEL signal (1 x ADCLK = 62.5 ns), the conversion result may be read from ADCRn5 master register, which holds the result of the previous channel 4 at that time, rather than from the ADCRn5 slave register.
- (c) After first INTADn occurrence, proper read of all ADCRnm registers is ensured.

#### <u>Workaround</u>

When the ADC is stopped asynchronously during scan mode operation apply one of the following three procedures when reading the conversion results after reconfiguration and restart of the ADC.

- Use DMA transfer to obtain AD conversion results (ADDMAn register).
- Read ADCRnm registers in a corresponding INTADn service routine.
- Synchronize the first read of ADCRnm registers with the first occurrence of the INTADn interrupt after restart of the ADC (without applying an interrupt service routine)
  - Clear ADICn.IF flag during reconfiguration and check ADICn.IF flag before reading the ADCRnm registers.
  - In case of external or timer trigger ensure that the period b/w two consecutive trigger events is greater than the scan period of all selected channels. (refer to precaution 15.8 (2) in UM)

#### <u>Example</u>

Example for synchronizing the first read of ADCRnm registers after the first occurrence of the INTADn interrupt (without applying an interrupt service routine):

Initialization/ Reconfiguration	Asynchronous read
 // stop ADC ADMn0.ADCEn = 0 // reconfigure ADC  // clear request flag & start ADC ADICn.IF = 0 ADMn0.ADCEn = 1	 // check request flag (or wait until it is set) if (ADICn.IF == 1) { // read ADCRnm registers  } 

## (C) Valid Specification

Item	Date published	Document No.	Document Title
1	February 2004	U14559EJ3V1UM00	V850E1 32-Bit Microprocessor Core Architecture (User's Manual)
2	November 2008	U16374EJ1V0UM00	V850E1 32-Bit Microprocessor Core Architecture (Floating Point Operation Unit) (User's Manual)
3	April 2010	U17754EE6V0UM00	V850E/PHO3 Hardware (User's Manual)

### (D) Revision History

Item	Date published	Document No.	Comment
1	February 2007	EASE-CN-0018-0.1	First release of this document
2	July 2007	EASE-CN-0018-0.2	Adding of precautions no. 26 to 27
3	August 2007	EASE-CN-0018-0.3	Modified precaution no. 26 - CSIE 'Inconsistent read data in master mode" Corrected register setting for condition "Master mode enabled" from [CEnCTL0[2:0] <> 111b] to [CEnCTL1.CEnCKS[2:0] <> 111b]. Adding of precautions no. 28 to 37
4	April 2008	EASE-CN-0018-0.4	Adding of precautions no. 3 to 9 Transferring previous precautions no. 1to 30, 33 to 37 to user's manual U17754EE3V0UM00
5	June 2008	EASE-CN-0018-0.5	Precaution no.10 added.
6	July 2008	EASE-CN-0018-0.6	Transferring previous precautions no .3 to 9 to user's manual U17754EE4V0UM00 Adding of precautions no.4 to 12
7	December 2009	EASE-CN-0018-0.7	Adding µPD70F3483 to list of operating precautions Adding of precaution no. 13
8	Sep 14, 2010	R01TU0011ED0100	Adding of precaution no. 14



R01TU0011ED0100 Sep 14, 2010