

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
 Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-V85-A017A/E	Rev.	1.00
Title	V850E/IG3 Usage Restriction about bus control function.		Information Category	Usage Restriction	
Applicable Product	V850E/IG3 series	Lot No.	Reference Document	* 32 bits of user's manual V850E/IF3,V850E/IG3 and single chip micro controller The hardware volume (the 3rd edition) U18279EJ3V0UD00	
		All lots			

A restriction matter of a bus control function was revealed about V850E/IG3.

1. The detail of restriction

When using a bus control function, AD0-AD15 terminal becomes unsettled at idle State.

User's manual are corrected as follows.

Item	Page	Correction point	Current state.	After restriction																																																																																																												
1.	54.	Table 2-2 Pin Operation status in Operation Modes.	<p>Table 2-2. Pin Operation Status in Operation Modes</p> <table border="1"> <thead> <tr> <th>Pin</th> <th>Operating Status</th> <th>Reset</th> <th>HALT Mode/ During DMA Transfer</th> <th>IDLE Mode/ STOP Mode</th> <th>Idle State</th> </tr> </thead> <tbody> <tr> <td>AD0 to AD15^(*) (PCL0 to PCL15)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H₀Z</td> <td>Hold</td> <td></td> </tr> <tr> <td>AD to A^(**) (P10 to P17)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H₀Z</td> <td>Hold</td> <td></td> </tr> <tr> <td>CS0^(**), CS1^(**) (P24, P25)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>Hold</td> <td></td> </tr> <tr> <td>SR0^(**), SR1^(**) (P46, P45)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td></td> </tr> <tr> <td>RD^(**) (P47)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td></td> </tr> <tr> <td>ASTB^(**) (P27)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td></td> </tr> <tr> <td>WAIT^(**) (P44)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>-</td> <td>-</td> <td></td> </tr> <tr> <td>CLKOUT^(**) (P27)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>Hold</td> <td>Operating</td> <td></td> </tr> </tbody> </table> <p>Notes 1. μPD7F3454GC-8EA-A and 70F3454F1-D4B-A only 2. Since the bus control pin is also used as a port pin, it is initialized to the input mode (port mode) after reset.</p>	Pin	Operating Status	Reset	HALT Mode/ During DMA Transfer	IDLE Mode/ STOP Mode	Idle State	AD0 to AD15 ^(*) (PCL0 to PCL15)	H ₀ Z ^(**)	Operating	H ₀ Z	Hold		AD to A ^(**) (P10 to P17)	H ₀ Z ^(**)	Operating	H ₀ Z	Hold		CS0 ^(**) , CS1 ^(**) (P24, P25)	H ₀ Z ^(**)	Operating	H	Hold		SR0 ^(**) , SR1 ^(**) (P46, P45)	H ₀ Z ^(**)	Operating	H	H		RD ^(**) (P47)	H ₀ Z ^(**)	Operating	H	H		ASTB ^(**) (P27)	H ₀ Z ^(**)	Operating	H	H		WAIT ^(**) (P44)	H ₀ Z ^(**)	Operating	-	-		CLKOUT ^(**) (P27)	H ₀ Z ^(**)	Operating	Hold	Operating		<p>Table 2-2. Pin Operation Status in Operation Modes</p> <table border="1"> <thead> <tr> <th>Pin</th> <th>Operating Status</th> <th>Reset</th> <th>HALT Mode/ During DMA Transfer</th> <th>IDLE Mode/ STOP Mode</th> <th>Idle State</th> </tr> </thead> <tbody> <tr> <td>AD0 to AD15^(*) (PCL0 to PCL15)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H₀Z</td> <td>H₀Z</td> <td>Unsettled</td> </tr> <tr> <td>AD to A^(**) (P10 to P17)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H₀Z</td> <td>H₀Z</td> <td>Hold</td> </tr> <tr> <td>CS0^(**), CS1^(**) (P24, P25)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td>Hold</td> </tr> <tr> <td>SR0^(**), SR1^(**) (P46, P45)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>RD^(**) (P47)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>ASTB^(**) (P27)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>WAIT^(**) (P44)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>CLKOUT^(**) (P27)</td> <td>H₀Z^(**)</td> <td>Operating</td> <td>Hold</td> <td>Operating</td> <td>Operating</td> </tr> </tbody> </table> <p>Notes 1. μPD7F3454GC-8EA-A and 70F3454F1-D4B-A only 2. Since the bus control pin is also used as a port pin, it is initialized to the input mode (port mode) after reset.</p>	Pin	Operating Status	Reset	HALT Mode/ During DMA Transfer	IDLE Mode/ STOP Mode	Idle State	AD0 to AD15 ^(*) (PCL0 to PCL15)	H ₀ Z ^(**)	Operating	H ₀ Z	H ₀ Z	Unsettled	AD to A ^(**) (P10 to P17)	H ₀ Z ^(**)	Operating	H ₀ Z	H ₀ Z	Hold	CS0 ^(**) , CS1 ^(**) (P24, P25)	H ₀ Z ^(**)	Operating	H	H	Hold	SR0 ^(**) , SR1 ^(**) (P46, P45)	H ₀ Z ^(**)	Operating	H	H	H	RD ^(**) (P47)	H ₀ Z ^(**)	Operating	H	H	H	ASTB ^(**) (P27)	H ₀ Z ^(**)	Operating	H	H	H	WAIT ^(**) (P44)	H ₀ Z ^(**)	Operating	-	-	-	CLKOUT ^(**) (P27)	H ₀ Z ^(**)	Operating	Hold	Operating	Operating
Pin	Operating Status	Reset	HALT Mode/ During DMA Transfer	IDLE Mode/ STOP Mode	Idle State																																																																																																											
AD0 to AD15 ^(*) (PCL0 to PCL15)	H ₀ Z ^(**)	Operating	H ₀ Z	Hold																																																																																																												
AD to A ^(**) (P10 to P17)	H ₀ Z ^(**)	Operating	H ₀ Z	Hold																																																																																																												
CS0 ^(**) , CS1 ^(**) (P24, P25)	H ₀ Z ^(**)	Operating	H	Hold																																																																																																												
SR0 ^(**) , SR1 ^(**) (P46, P45)	H ₀ Z ^(**)	Operating	H	H																																																																																																												
RD ^(**) (P47)	H ₀ Z ^(**)	Operating	H	H																																																																																																												
ASTB ^(**) (P27)	H ₀ Z ^(**)	Operating	H	H																																																																																																												
WAIT ^(**) (P44)	H ₀ Z ^(**)	Operating	-	-																																																																																																												
CLKOUT ^(**) (P27)	H ₀ Z ^(**)	Operating	Hold	Operating																																																																																																												
Pin	Operating Status	Reset	HALT Mode/ During DMA Transfer	IDLE Mode/ STOP Mode	Idle State																																																																																																											
AD0 to AD15 ^(*) (PCL0 to PCL15)	H ₀ Z ^(**)	Operating	H ₀ Z	H ₀ Z	Unsettled																																																																																																											
AD to A ^(**) (P10 to P17)	H ₀ Z ^(**)	Operating	H ₀ Z	H ₀ Z	Hold																																																																																																											
CS0 ^(**) , CS1 ^(**) (P24, P25)	H ₀ Z ^(**)	Operating	H	H	Hold																																																																																																											
SR0 ^(**) , SR1 ^(**) (P46, P45)	H ₀ Z ^(**)	Operating	H	H	H																																																																																																											
RD ^(**) (P47)	H ₀ Z ^(**)	Operating	H	H	H																																																																																																											
ASTB ^(**) (P27)	H ₀ Z ^(**)	Operating	H	H	H																																																																																																											
WAIT ^(**) (P44)	H ₀ Z ^(**)	Operating	-	-	-																																																																																																											
CLKOUT ^(**) (P27)	H ₀ Z ^(**)	Operating	Hold	Operating	Operating																																																																																																											
2.	946	(1) bus cycle control register (BCC)	<p>Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion. 2. Write to the BCC register after reset, and then do not change the set values. Also, when changing the initial values of the BCC register, do not access an external memory area until the settings are complete. However, it is possible to access external memory areas whose initialization settings are complete. 3. The chip select signal (CSn) does not become active in the idle state (n = 0, 1).</p>	<p>Cautions 1. The internal ROM, internal RAM, and on-chip peripheral I/O areas are not subject to idle state insertion. 2. Write to the BCC register after reset, and then do not change the set values. Also, when changing the initial values of the BCC register, do not access an external memory area until the settings are complete. However, it is possible to access external memory areas whose initialization settings are complete. 3. The chip select signal (CSn) does not become active in the idle state (n = 0, 1). 4. In the idle state and AD0-AD15 terminal will be unsettled output.</p>																																																																																																												
3.	950	(3) Read cycle (When idle state insertion)	<p>(3) Read cycle (when idle state insertion)</p> <p>Note Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>	<p>(3) Read cycle (when idle state insertion)</p> <p>Note Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>																																																																																																												

Item	Page	Correction point	Current state.	After restriction																		
4.	951	(4) Read cycle (When data wait state (1 wait), idle state insertion)	<p>(4) Read cycle (when data wait state (1 wait), idle state insertion)</p> <p>Note Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>	<p>(4) Read cycle (when data wait state (1 wait), idle state insertion)</p> <p>Note Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>																		
5.	955	(8) Write cycle (when idle state insertion)	<p>(8) Write cycle (when idle state insertion)</p> <p>Notes 1. The levels of these signals are as follows, depending on the access data bus width.</p> <table border="1"> <thead> <tr> <th>Access Data Bus Width</th> <th>WR1</th> <th>WR0</th> </tr> </thead> <tbody> <tr> <td>16 bits</td> <td>Low level</td> <td>Low level</td> </tr> <tr> <td>8 bits</td> <td>High level</td> <td>Low level</td> </tr> </tbody> </table> <p>2. Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>	Access Data Bus Width	WR1	WR0	16 bits	Low level	Low level	8 bits	High level	Low level	<p>(8) Write cycle (when idle state insertion)</p> <p>Notes 1. The levels of these signals are as follows, depending on the access data bus width.</p> <table border="1"> <thead> <tr> <th>Access Data Bus Width</th> <th>WR1</th> <th>WR0</th> </tr> </thead> <tbody> <tr> <td>16 bits</td> <td>Low level</td> <td>Low level</td> </tr> <tr> <td>8 bits</td> <td>High level</td> <td>Low level</td> </tr> </tbody> </table> <p>2. Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>	Access Data Bus Width	WR1	WR0	16 bits	Low level	Low level	8 bits	High level	Low level
Access Data Bus Width	WR1	WR0																				
16 bits	Low level	Low level																				
8 bits	High level	Low level																				
Access Data Bus Width	WR1	WR0																				
16 bits	Low level	Low level																				
8 bits	High level	Low level																				
6.	956	(9) Write cycle (When data wait State (1 wait), idle state insertion)	<p>(9) Write cycle (when data wait state (1 wait), idle state insertion)</p> <p>Notes 1. The levels of these signals are as follows, depending on the access data bus width.</p> <table border="1"> <thead> <tr> <th>Access Data Bus Width</th> <th>WR1</th> <th>WR0</th> </tr> </thead> <tbody> <tr> <td>16 bits</td> <td>Low level</td> <td>Low level</td> </tr> <tr> <td>8 bits</td> <td>High level</td> <td>Low level</td> </tr> </tbody> </table> <p>2. Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>	Access Data Bus Width	WR1	WR0	16 bits	Low level	Low level	8 bits	High level	Low level	<p>(9) Write cycle (when data wait state (1 wait), idle state insertion)</p> <p>Notes 1. The levels of these signals are as follows, depending on the access data bus width.</p> <table border="1"> <thead> <tr> <th>Access Data Bus Width</th> <th>WR1</th> <th>WR0</th> </tr> </thead> <tbody> <tr> <td>16 bits</td> <td>Low level</td> <td>Low level</td> </tr> <tr> <td>8 bits</td> <td>High level</td> <td>Low level</td> </tr> </tbody> </table> <p>2. Only the CS space that can be accessed becomes active.</p> <p>Remarks 1. The circle O indicates the sampling timing. 2. The broken lines indicate the high-impedance state.</p>	Access Data Bus Width	WR1	WR0	16 bits	Low level	Low level	8 bits	High level	Low level
Access Data Bus Width	WR1	WR0																				
16 bits	Low level	Low level																				
8 bits	High level	Low level																				
Access Data Bus Width	WR1	WR0																				
16 bits	Low level	Low level																				
8 bits	High level	Low level																				

2. Workaround

When using the bus function, be careful so that a signal of AD0-AD15 terminal doesn't collide with idle state.

This issue is not planned for correction. It will be made usage restriction.

Please inquire to our salesperson about details.