TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

| Product <br> Category | MPU/MCU | Document <br> No. | TN-RX*-A153A/E | Rev. | 1.00 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Title | Usage Note on the Option Function Select Register 1 <br> (OFS1) | Information <br> Category | Technical Notification |  |  |

This document describes a usage note regarding the startup voltage monitoring 1 reset enable bit in the option function select register 1 (OFS1.STUPLVD1REN).

1. Note

The voltage monitoring 1 reset may not be generated after a reset by the independent watchdog timer (IWDT) when the voltage monitoring 1 reset is enabled after a reset release by setting the OFS1.STUPLVD1REN bit in the option-setting memory to 0 .

## 2. Condition

When the following conditions are all satisfied:
(1) While the voltage monitoring 1 reset is enabled after a reset release (the OFS1.STUPLVD1REN bit is 0 ) and
(2) when the independent watchdog timer (IWDT) is operating with the setting of reset output (one of the following)

- the OFS0.IWDTRSTIRQS bit is 1 or
- the IWDTRCR.RSTIRQS bit is 1 ,
(3) the IWDT reset, and the voltage monitoring 1 reset or the voltage monitoring 2 reset occur at the same time.

3. Countermeasure

When the voltage monitoring 1 reset by the option-setting memory is automatically started with the use of the IWDT reset, enable the voltage monitoring 1 reset by a program immediately after a reset.

For details on the procedure for setting, refer to section 8, Voltage Detection Circuit (LVDAa) in the User's Manual: Hardware of the applicable product.

