Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU	&MCU					Document No.	TN-F	18*-A411A/E	Rev.	1.00
Title	Spec H8S/ High	ification ch 20103,H8 -speed On	nange of S/20203,H i-chip oscil	8S/20223 (lator	Group int	ernal	Information Category	Techr	ical Notification	1	
						Lot No.					
Applicable Product	H8S/	20103,H8	S/20203,H	8S/20223 (Group	All lots	Reference Document	H8S/20103,H8S/20203,H8S/20223 Group Hardware manual REJ09B0465-0100 (Rev.1.00)			
1. Specificatio High-speed Please do High-speed	on cha d On-c not sel d OCC	inge hip oscillat lect high-s) registers	tor (OCO) peed OCC should be	is removed) for CPU a set as follo	in H8S/2 nd periph ws.	20103, H8S heral modul	/20203, H8S/20 e clock.	223 Grc	oup.		
 Setting of I clock g Please c 5.2.7 	High-s jenera lear th High- ddress: I	peed OCC tion circuit e HOCOE •Speed OC) registers	n-Speed O(I Register	CO Contr (HOCR)	ol Register	(HOCR) to 0.	Ы			
	DIL.		00	00	L 4	L0	L0		L0		
		b7 HOCOF			b4	b3	b2	_	b0		
Value afte	r reset:	b7 HOCOE 0	 0	0	b4 0	b3 0	b2 0	- 0	b0 0		
Value afte	er reset:	b7 HOCOE 0	0	0	b4 0	b3 0	b2 0	- 0	ьо — 0		
Value afte	er reset:	b7 HOCOE 0 Symbol	0 Bit Nan	0 0 ne Des	0 b4 0 scription	b3 — 0	b2 0	- 0	ьо 0 R/W		
Value afte Bi 7	er reset:	b7 HOCOE 0 Symbol HOCOE	0 Bit Nan High-sp OCO er	0 0 ne Des need 0: T nable 1: I	b4 0 scription he high-s	b3 - 0 speed OCC speed OCC	0 0 is not used (station of the second secon	0 andby st	0		
Value afte Bi 7 (2) High-spe Please s	it er reset: it ed OC et the	b7 HOCOE 0 Symbol HOCOE	0 Bit Nan High-sp OCO er	ne Des peed 0: T hable 1: I ed for syste	b4 0 scription he high-s he high d	b3 — 0 speed OCC speed OCC speed OCC speed OCC speed OCC speed OCC	0 0 v is not used (sta vis used. Settin	andby st g prohib	00		
Value afte Bi 7 (2) High-spe Please s 5.2.2	it er reset: it eed OC .et the Syst	b7 HOCOE 0 Symbol HOCOE CO can not PHISEL bi em Clock	Bit Nan High-sp OCO er t be select it of Syster Control F	ne Des eed 0: T hable 1: ∓ ed for syste m Clock Co	b4 - 0 cription the high-s the high of the high of	b3 - 0 speed OCC speed OCC of high. gister (SYS(b2 0 is not used (station of the second se	andby st g prohib	0 0 (ate). R/W (ited.		
Value afte 7 (2) High-spe Please s 5.2.2 A	er reset: it ed OC et the Syst iddress:	b7 HOCOE 0 Symbol HOCOE CO can not PHISEL bi em Clock	Bit Nan High-sp OCO er t be select it of Syster	ed for system Clock Co	b4 0 scription he high-s he high of em clock ntrol Reg	b3 - 0 speed OCC speed OCC speed OCC speed OCC	b2 	andby st g prohib	b0 0 R/W ate). R/W ited.		
Value afte 7 (2) High-spe Please s 5.2.2 A	er reset: it ed OC et the Syst ddress: Bit:	b7 HOCOE 0 Symbol HOCOE CO can not PHISEL bi em Clock H'FF06D0 b7	Bit Nan High-sp OCO er t be select it of Syster	eed 0: T nable 1: ∓ ed for syste m Clock Co Register (S	b4 - 0 cription he high-s he high s cription he high-s cription he high-s cription b4 b4 b4	b3 - 0 speed OCC speed OCC ophigh. gister (SYSC	b2 	andby st g prohib	<u>ьо</u> <u>–</u> о R/W ate). R/W ited.		



Bit	Symbol	Bit Name	Description	R/W
5	PHIHSEL	øhigh clock	0:	R/W
		source select	1: øosc	
			[Setting condition]	
			When 1 is written to this bit while CKSWIF in BAKCR is 0.	
			[Clearing conditions]	
			•When 0 is written to this bit.	
			•When the main oscillator stop state is detected while the system clock selects osc and OSCBAKE and BAKCKSEL in BAKCR are 1, respectively.	

(3) When using the backup function, high-speed OCO can not be selected for backup destination clock source.

Please clear the BACKSEL bit of Backup Control Register (BACKR) to 0 (select ϕ low).

5.2.1 Backup Control Register (BACKR)



(4) Please do not write to below registers on high-speed OCO trimming.

High-Speed OCO Trimming Data Protect Register (HOTRMDPR: address H'FF062B) High-Speed OCO Trimming Data Register 1 (HOTRMDR1: address H'FF062C) High-Speed OCO Trimming Data Register 2 (HOTRMDR2: address H'FF062D)

2.2 Timer RA

HOCO clock $\phi\!40$ can not be selected for Timer RA counting source. Please set TCK[2:0] of Timer RA mode Register(TRAMR) except to "010" .

13.2.3 Timer RA Mode Register (TRAMR)





Bit	Symbol	Bit Name	Description	R/W
6 to 4	TCK[2:0]* ²	Timer RA count	000: φ	R/W
		source select	001: φ/8	
			010: 	
			011: φ/2	
			100:	
			101:	
			110: φ/64	
			111: φ/128	

2.3 Timer RC (only applicable to H8S/20103 Group)

(1) HOCO clock \$40 can not be selected for Timer RC counting source.

Please set CKS[2:0] of Timer RC Control Register 1 (TRCCR1) except to "110" .

Timer RC Control Register 1 (TRCCR1) 15.2.2

Address:	H'FFFF8B							
Bit:	b7	b6	b5	b4	b3	b2	b1	b0
	CCLR		CKS[2:0]		TOD	TOC	ТОВ	TOA
Value after reset:	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Description	R/W
6 to 4	CKS[2:0]* ³	Clock select	Select the source of the clock input to TRCCNT.	R/W
		2 to 0	000: TRCCNT counts the internal clock ϕ .	
			001: TRCCNT counts the internal clock $\phi/2$.	
			010: TRCCNT counts the internal clock $\phi/4$.	
			011: TRCCNT counts the internal clock $\phi/8$.	
			100: TRCCNT counts the internal clock $\phi/32$.	
			101: TRCCNT counts the rising edge of the external event (FTCI).	
			110: TRCCNT counts the internal clock \$40.*¹	
			Setting prohibited.	
			111: Reserved (setting prohibited)	

2.4 Timer RD

(1) High-speed OCO clock \u00f640 can not be selected for Timer RD counting source.

Please set TPSC[2:0] of Timer RD Control Register (TRDCR) except to "110" (internal clock count by ϕ 40). This limitation is applicable to both of 2 units of Timer RD in H8S/20203 Group and H8S/20223Group.







RENESAS TECHNICAL UPDATE TN-H8*-A411A/E

Bit	Symbol	Bit Name	Description	R/W
2 to 0	TPSC[2:0]	Time	000: Internal clock: count by ϕ	R/W
	*3*4	prescaler 2 to 0	001: Internal clock: count by $\phi/2$	
			010: Internal clock: count by $\phi/4$	
			011: Internal clock: count by $\phi/8$	
		100: Internal clock: count by φ/32 101: External clock: count by FTIOA0 (TC input 110: Internal clock: count by φ40 Setting	100: Internal clock: count by $\phi/32$	
			101: External clock: count by FTIOA0 (TCLK) pin input	
			110: Internal clock: count by \$40 Setting prohibited.	
			111: Reserved (setting prohibited)	

2.5 Timer RG

 High-speed OCO clock φ40 can not be selected for Timer RG counting source. Please set TPSC[2:0] of Timer RG Control Register (TRGCR) except to "110".

18.2.3 Timer RG Control Register (TRGCR)



2.6 Others

- (1) When an external oscillator is used for system clock, each PJ1 pin and PJ0 pin are assigned for OSC1 pin and OSC2 pin, and thus, these pins can not be used for general port or CLKOUT pin.
- (2) The description regarding high-speed OCO in H8S/20103,H8S/20203,H8S/20223 Group Hardware manual (Rev.1.00), which is not shown in this document, is not valid.

3. A plan of future

Renesas continues to improve the high-speed OCO to realize the precision of \pm 1% guarantee. Renesas will announce again, once the prospect of improvement is confirmed.

