## RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

| Product <br> Category | MPU/MCU | Document <br> No. | TN-RZ*-A046A/E | Rev. | 1.00 |
| :---: | :--- | :--- | :--- | :--- | :--- |
| Title | RZ/T1 Group User's Manual: Hardware <br> Restriction about 57th interrupt of Cortex-R4 vector <br> interrupt controller | Information <br> Category | Technical Notification |  |  |

There is a restriction about the 57th interrupt (TGID6) behavior of Cortex-R4 vector interrupt controller when it is used with DMA controller. The following describes restriction, workaround and correction of User's Manual Hardware.

1. Condition:

In case of setting the 57th interrupt "MTU3a ch6 input capture/compare match D interrupt (TGID6)" of Cortex-R4 vector interrupt controller as DMA transfer completion interrupt.
2. Phenomenon

An interrupt is generated when DMA transfer starts.
DMA transfer completion interrupt is not generated.
3. Workaround

The 57th interrupt cannot be used as DMA transfer completion interrupt. To confirm DMA transfer completion, check END bit of CHSTAT_n register.
4. Correction

| Page | Description |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 359 \text { of } \\ 2609 \end{gathered}$ | [Current description] |  |  |  |  |  |  |
|  | Table 12.3 Cortex-R4F/DMAC Interrupt Vector Table (2/9) |  |  |  |  |  |  |
|  | Vector Number | Request Source | Source |  | Detection <br> Type | DMAC |  |
|  | 57 | MTU3a | TGID6 | ch6 input capture/compare match D interrupt | Edge | Y | Y |
|  | [Correct description]Table 12.3 Cortex-R4F/DMAC Interrupt Vector Table (2/9) |  |  |  |  |  |  |
|  | Vector <br> Number | $\begin{aligned} & \text { Request } \\ & \text { Source } \\ & \hline \end{aligned}$ | Source |  | Detection | DMAC | DMAC setting vector Number |
|  | 57 | MTU3a | TGID6 | ch6 input capture/compare match D interrupt | Edge | Y | Y*5 |

Note 5. DMA transfer completion interrupt is not generated and an interrupt is generated at the same time as DMA request. Check CHSTAT_n.END register for DMA transfer completion.

