

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RX*-A0238B/E	Rev.	2.00
Title	RX113 Group, RX130 Group Errata to User's Manual: Hardware Regarding the Realtime Clock (RTC)		Information Category	Technical Notification		
Applicable Product	RX113 Group, RX130 Group	Lot No.	Reference Document	RX113 Group User's Manual: Hardware Rev.1.20 (R01UH0448EJ0120) RX130 Group User's Manual: Hardware Rev.3.00 (R01UH0560EJ0300)		
		All				

This document describes corrections to the "Realtime Clock (RTC)" chapter in User's Manual: Hardware for the applicable products.

Page and section numbers are based on the manual for the RX113 Group. Refer to the table on the last page for the corresponding page and section numbers in the RX130 Group.

## • Page 650 of 1491

A note is added to the START and CNTMD bits in the table for section 24.2.18, RTC Control Register 2 (RCR2) as follows.

Before correction

## 24.2.18 RTC Control Register 2 (RCR2)

Address(es): RTC.RCR2 0008 C424h

	b7	b6	b5	b4	b3	b2	b1	b0
	CNTMD	HR24	AADJP	AADJE	RTCOE	ADJ30	RESET	START
Value after reset:	x	x	x	x	0	0	0	x

x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start	0: Prescaler and counter are stopped. 1: Prescaler and counter operate normally.	R/W
b1	RESET	RTC Software Reset	<ul style="list-style-type: none"> <li>In writing                             <ul style="list-style-type: none"> <li>0: Writing is invalid.</li> <li>1: The prescaler and the target registers for RTC software reset*<sup>1</sup> are initialized</li> </ul> </li> <li>In reading                             <ul style="list-style-type: none"> <li>0: In normal time operation, or an RTC software reset has completed.</li> <li>1: During an RTC software reset</li> </ul> </li> </ul>	R/W
b2	ADJ30	30-Second Adjustment* <sup>2</sup>	<ul style="list-style-type: none"> <li>In writing                             <ul style="list-style-type: none"> <li>0: Writing is invalid.</li> <li>1: 30-second adjustment is executed.</li> </ul> </li> <li>In reading                             <ul style="list-style-type: none"> <li>0: In normal time operation, or 30-second adjustment has completed.</li> <li>1: During 30-second adjustment</li> </ul> </li> </ul>	R/W
b3	RTCOE	RTCOU Output Enable	0: RTCOU output disabled. 1: RTCOU output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable* <sup>3</sup>	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select* <sup>3</sup>	0: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every minute (every 32 seconds in binary counter mode). 1: The RADJ.ADJ[5:0] setting value is adjusted from the count value of the prescaler every 10 seconds (every 8 seconds in binary counter mode).	R/W
b6	HR24	Hours Mode* <sup>2</sup> , * <sup>3</sup>	0: The RTC operates in 12-hour mode. 1: The RTC operates in 24-hour mode.	R/W
b7	CNTMD	Count Mode Select	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSECAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP

Note 2. This bit is reserved in binary counter mode. The write value should be 0.


Note 3. After writing to this bit, confirm that its value has actually changed before proceeding with further processing.

Refer to section 24.5.5, Notes When Writing to and Reading from Registers for notes on accessing registers.

After correction

### 24.2.18 RTC Control Register 2 (RCR2)

Address(es): RTC.RCR2 0008 C424h



x: Undefined

Bit	Symbol	Bit Name	Description	R/W
b0	START	Start <sup>*3</sup>	0: Prescaler and counter are stopped. 1: Prescaler and counter operate normally.	R/W
b1	RESET	RTC Software Reset	<ul style="list-style-type: none"> <li>• In writing</li> <li>0: Writing is invalid.</li> <li>1: The prescaler and the target registers for RTC software reset<sup>*1</sup> are initialized.</li> <li>• In reading</li> <li>0: In normal time operation, or an RTC software reset has completed.</li> <li>1: During an RTC software reset</li> </ul>	R/W
b2	ADJ30	30-Second Adjustment <sup>*2</sup>	<ul style="list-style-type: none"> <li>• In writing</li> <li>0: Writing is invalid.</li> <li>1: 30-second adjustment is executed.</li> <li>• In reading</li> <li>0: In normal time operation, or 30-second adjustment has completed.</li> <li>1: During 30-second adjustment</li> </ul>	R/W
b3	RTCOE	RTCOUT Output Enable	0: RTCOUT output disabled. 1: RTCOUT output enabled.	R/W
b4	AADJE	Automatic Adjustment Enable <sup>*3</sup>	0: Automatic adjustment is disabled. 1: Automatic adjustment is enabled.	R/W
b5	AADJP	Automatic Adjustment Period Select <sup>*3</sup>	0: The RAdj.ADJ[5:0] setting value is adjusted from the count value of the prescaler every minute (every 32 seconds in binary counter mode). 1: The RAdj.ADJ[5:0] setting value is adjusted from the count value of the prescaler every 10 seconds (every 8 seconds in binary counter mode).	R/W
b6	HR24	Hours Mode <sup>*2, *3</sup>	0: The RTC operates in 12-hour mode. 1: The RTC operates in 24-hour mode.	R/W
b7	CNTMD	Count Mode Select <sup>*3</sup>	0: The calendar count mode. 1: The binary count mode.	R/W

Note 1. R64CNT, RSECAR/BCNT0AR, RMINAR/BCNT1AR, RHRAR/BCNT2AR, RWKAR/BCNT3AR, RDAYAR/BCNT0AER, RMONAR/BCNT1AER, RYRAR/BCNT2AER, RYRAREN/BCNT3AER, RADJ, RCR2.ADJ30, RCR2.AADJE, RCR2.AADJP

Note 2. This bit is reserved in binary counter mode. The write value should be 0.

Note 3. After writing to this bit, confirm that its value has actually changed before proceeding with further processing.

Refer to section 24.5.5, Notes on Writing to and Reading from Registers, regarding changes to the values of the AADJE, AADJP, and HR24 bits.

## • Page 651 of 1491

Description of the CNTMD bit in section 24.2.18, RTC Control Register 2 (RCR2) is corrected as follows.

Before correction**CNTMD Bit (Count Mode Select)**

This bit specifies whether the RTC count mode is operated in calendar count mode or in binary count mode.

**When setting the count mode**, execute an RTC software reset and start again from the initial settings.

**This bit is updated synchronously with the count source, and its value is fixed before the RTC software reset is completed.**

For details on initial settings, refer to section 24.3.1, Outline of Initial Settings of Registers after Power On.

After correction**CNTMD Bit (Count Mode Select)**

This bit specifies whether the RTC count mode is operated in calendar count mode or in binary count mode.

**After setting the count mode**, execute an RTC software reset and start again from the initial settings.


**The CNTMD bit is updated in synchronization with the count source, so when the value of the CNTMD bit has been changed, check that the value of the bit has actually been updated before applying the RTC software reset. The count mode changes to that which was specified beforehand in the CNTMD bit after the RTC software reset is applied.**

For details on initial settings, refer to section 24.3.1, Outline of Initial Settings of Registers after Power On.

• Page 655 of 1491

The setting procedure described in Figure 24.3, Clock and Count Mode Setting Procedure is corrected as follows.

Before correction



**Figure 24.3 Clock and Count Mode Setting Procedure**

After correction




Figure 24.3 Clock and Count Mode Setting Procedure

• Page 666 of 1491

The initialization procedure described in Figure 24.12 of section 24.5.7 Initialization Procedure When the Realtime Clock is Not to be Used is corrected as follows.

Before correction




Figure 24.12 Initialization Procedure

After correction




Figure 24.12 Initialization Procedure

Page Number, Section/Figure/Table Number

Item	Page Number, Section/Figure/Table Number	
	RX113 Group	RX130 Group
Table for RTC Control Register 2 (RCR2)	Page 650 24.2.18	Page 642 24.2.18
Descriptions of the CNTMD bit	Page 651 24.2.18	Page 643 24.2.18
Figure of the clock and count mode setting procedure	Page 655 Figure 24.3	Page 647 Figure 24.3
Figure of the initialization procedure when the realtime clock is not to be used	Page 666 Figure 24.12	Page 658 Figure 24.12