# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A014B/E	Rev.	2.00
Title	RL78/G1C Direction of use		Information Category	Technical Notification		
		Lot No.				-
Applicable Product	RL78/G1C Group	All lots	Reference Document	RL78/G1C User's Mar Rev.1.10 R01UH0348EJ0110 (N		

A restriction on directions of transitions of the CPU clock state has been added for products of the RL78/G1C group.

## **Restriction reported in this document**

Section	Restriction	Target Products	Page Nos. in This Document
1.1	Restriction on transitions of the CPU clock state	All products of the RL78/G1C group	Pages 2 to 5

### List of restrictions which have already been reported

Section	Restriction	Target Products	Page Nos. in This Document
2.1	Operating precaution for data flash read access	All products of the RL78/G1C group R5F10JxxA, R5F10JxxG, R5F10KxxA, R5F10KxxG Please see Appendix1.	Pages 6 to 10

#### **Revision history**

Revision history of technical updates on restrictions of the RL78/G1C

Document Number	Issued Date	Description
TN-RL*-A014A/E	Aug. 19, 2013	First edition Section 2.1 shown in the table under "List of restrictions which have already been reported"
TN-RL*-A014B/E	Jun. 30, 2016	Second revision Section 1.1 added in the table under "Restriction reported in this document" (this document)



## 1. Restriction added in this document

## 1.1 Restriction on transitions of the CPU clock state

## 1.1.1 Restriction

## [Applicable Usage]

The restriction is applicable when usage satisfies both conditions (1) and (2) below.

- (1) The PLL clock signal is selected as the operating clock for the USB 2.0 host/function module (USB).
- (2) In resuming from the suspended state, X1 oscillation or EXCLK input is selected as the source of the CPU clock to return from the STOP or HALT mode (transitions of states between (N) and (O) from (C) shown in figure 1).





Figure 1 CPU Clock Status Transition Diagram







#### 1.1.2. Details of the Restriction

In switching from the X1 oscillator to the PLL oscillator in a way that satisfies the conditions on page 2, registers of the USB module may become inaccessible if the following conditions are also met.

Condition 1:  $f_{MX}$  is selected as the CPU clock and the PLL clock is running.

Condition 2: The USB registers are accessed.

Specifically, in release from the STOP of HALT mode, attempted access to the USB registers (see table 14-3 in the RL78/G1C User's Manual: Hardware) at times (1) and (2), where the clock is being changed, may lead to reading or writing not proceeding correctly.

	Figure	3 Tin	ning C	ha	art of the Processing	g that Give	es F	Rise to the Re	estrictio	on
		Time	e rang	e (′	1)			Time range (2	)	
USB state	RUN				Res	ume		PLL clock stabilization (40 μs)	time	RUN
PLL oscillation	Rı	un			Stop				Rı	ın
CPU clock	PLL/2		f <sub>MX</sub>		STOP	Stabilization time		f <sub>MX</sub>		PLL/2


### 1.1.3. Workaround

The workaround is to avoid transitions of the CPU clock state from (N) to (O).

To avoid the problem, switch the clock source by using transitions between (B) and (K) as shown in figure 4, CPU Clock Status Transition Diagram (New).

When having the USB operate with the PLL clock signal and suspend or resume its operation while the device is in the suspended state, set the high-speed on-chip oscillator as the source of the CPU clock.





#### 1.1.4. Modification schedule

We are handling this countermeasure as a restriction on usage.

This matter is added to "CPU Clock Status Transition Diagram" of CHAPTER 5 CLOCK GENERATOR in the user's manual by the next revision.



## 2. Direction notified in Rev.1

#### 2.1 Operating Precaution for Data Flash read access

#### 2.1.1 <u>Restriction</u>

[Applicable Usage]

The usage which meets to all of (1), (2), and (3) is applicable to the restriction.

- (1) Using both DMA and Data Flash.
- (2) DMA is operating when Data Flash Note1 read occurs.
- (3) Data Flash is read using flash-related libraries Renesas Electronics is offering, which are listed below. Otherwise instead of using those libraries, the combination of CPU Related instructions Note2 are used for reading related memory Note3 and Data Flash.
  - The EEL(EEPROM emulation library) Note1 Pack01 V1.12 or earlier version.
  - The FDL(Data Flash library) Type01 V1.11 or earlier version.
  - The FDL Type02 V1.00 or earlier version.
  - The FDL Type04 V1.04 or earlier version.

Note1. When EEL is used, commands other than READ command are also related: they also make read access to the Data Flash.

Note2. See Appendix2 about the combination of the related instructions1 and 2.

Note3. Related memory is RAM(Include general purpose register area),SFR,2nd SFR(No wait), ES,CS,PSW,SP

### [Detail of Restriction]

In the case that DMA transfer is operated and it is immediately followed by read access to the target memory (Related instructions 1) which access is also immediately followed in sequence, by read access to Data Flash (Related instructions 2), because of the conflict on the internal bus between read access to the target memory and to the Data Flash, the read out result from the target memory may be wrongly changed.

sfer	
/ HL,!addr16	; read data from RAM (Related instruction 1)
A,[DE]	; read data from Data Flash (Related instructions 2)
	/ HL,!addr16



## 2.1.2 Workaround

If you have any possibility that read access to the Data Flash and the DMA transfer could operate in the same time, please apply the following procedures according to the way to read out the Data Flash.

### Case 1:

Data Flash Read access via the 'Data Flash Access Library' (FDL) and/or EEPROM Emulation Library (EEL). Both libraries are developed under the responsibility of Renesas.

## Workaround for Case 1:

There are currently one type of EEL supported and three type of FDL supported and all of them will be updated to cover the aforementioned workaround.

Library version (Not installer version)

EEL (Pack01) version V1.13 Note or later

FDL (Type01) version V1.12 Note or later

FDL (Type02) version V1.01 Note or later

FDL (Type04) version V1.05 Note or later

## Case 2:

Data Flash Read access directly executed in the user software without library.

## Workaround for Case 2:

Please apply either of the following procedures.

(A) Holding DMA or forcing termination DMA

In case, the user software has to perform a direct Data Flash Read access without using the FDL read commend, any possible DMA transfer must be stopped before the Data Flash read access is executed. To stop any DMA transfer, please follow the procedure given in the User Manual.

Furthermore, please make sure to wait at least 3 clocks(fcLK) after setting DWAITn bit to "1" before the Data Flash read instruction is executed. Restart any DMA transfer (by clearing DWAITn bit to "0") after The Data Flash read access have been finished.

(B) Reading Data Flash by using library

When access Data Flash, please use latest Data Flash library of case 1.

(C) Inserting a NOP instruction

Such kind of conflict can be avoided by inserting a NOP instruction immediately prior to any Data Flash Read access.

Example to avoid this issue: operand

MOVW	HL,	!addr16	; Read data from RAM
NOP			; Insert a NOP prior to the DF read

MOV A, [DE] ; Read data from Data Flash

In case the application software will use the DMA feature, Renesas strongly recommend not to perform a direct Data Flash Read access in the user software, because in case of a high level language (e.g. C-Language) it cannot be avoided that the C-compiler may generate a code sequence as described before. Therefore, Renesas strongly recommend to perform the Data Flash Read access ONLY via the corresponding FDL read command.

access

Note. The modified version of EEL(EEPROM Emulation library) and FDL(Data Flash library) will be released in sequence after July 2013.

Remark. fclk: CPU/peripheral hardware clock frequency



## 2.1.3 <u>Modification schedule</u>

This matter is added to "Procedure for accessing data flash memory" of CHAPTER 26 FLASH MEMORY in the user's manual by the next revision.



[Target products' name list]

## RL78/G1C

32pin LQFP 7x7mm	R5F10JBCAFP, R5F10KBCAFP R5F10JBCGFP, R5F10KBCGFP
32pin HWQFN 5x5mm	R5F10JBCANA, R5F10KBCANA R5F10JBCGNA, R5F10KBCGNA
48pin LFQFP 7x7mm	R5F10JGCAFB, R5F10KGCAFB R5F10JGCGFB, R5F10KGCGFB
48pin HWQFN 7x7mm	R5F10JGCANA, R5F10KGCANA R5F10JGCGNA, R5F10KGCGNA



[Appendix2-1]

[Related instructions list]

In case that the Data Flash is read out by "Related instructions 2" immediately after the target memory is read out by "Related

instructions 1", this is within the restriction; however, particular combinations of related instructions shown in Appendix2-2 are

#### excepted.

Related instructions 1: Read instructions of RAM(Include general purpose register area), SFR,2nd SFR(No wait),ES,CS,

#### PSW,SP

Note: Read instructions of 2nd SFR with wait, mirror area and Data Flash are not related.

	Operand		Operand		Operand		Operand		Operand
MOV	A, saddr	ADDC	A, saddr	XOR	A, saddr	MOV	ES, saddr	MOV1	CY, saddr.bit
	A, sfr		A, !addr16		A, !addr16		B, saddr		CY, sfr.bit
	A, !addr16		A, [HL]		A, [HL]		B, !addr16		CY, PSW.bit
	A, PSW		A, [HL+byte]		A, [HL+byte]		C, saddr		CY, [HL].bit
	A, ES		A, [HL+B]		A, [HL+B]		C, !addr16	AND1	CY, saddr.bit
	A, CS		A, [HL+C]		A, [HL+C]		X, saddr		CY, sfr.bit
	A, [DE]	SUB	A, saddr	CMP	A, saddr		X, !addr16		CY, PSW.bit
	A, [DE+byte]		A, !addr16		A, !addr16	MOVW	BC, saddrp		CY, [HL].bit
	A, [HL]		A, [HL]		A, [HL]		BC, !addr16	OR1	CY, saddr.bit
			A, [HL+byte]		A, [HL+byte]		DE, saddrp		CY, sfr.bit
	A, [HL+byte]		A, [HL+B]		A, [HL+B]		DE, !addr16		CY, PSW.bit
	A, [HL+B]		A, [HL+C]		A, [HL+C]		HL, saddrp	VODA	CY, [HL].bit
	A, [HL+C]	SUBC	A, saddr	ADDW	AX, saddrp		HL, !addr16	XOR1	CY, saddr.bit
	A, word[B]		A, !addr16		AX, laddr16		BC, SP		CY, sfr.bit
	A, word[C]		A, [HL] A, [HL+byte]	SUBW	AX, [HL+byte] AX, saddrp		DE, SP		CY, PSW.bit
	A, word[BC]		A, [ $HL+B$ ]	3000	AX, saddrp AX, !addr16		HL, SP	POP	CY, [HL].bit rp
	A, [SP+byte]		A, [HL+C]		AX, [HL+byte]	CMP	saddr, #byte	FUF	ιp
MOVW	AX, saddrp	AND	A, saddr	CMPW	AX, saddrp		!addr16, #byte		
	AX, sfrp		A, !addr16		AX, !addr16	CMP0	saddr		
	AX, !addr16		A, [HL]	i 1997	AX, [HL+byte]		!addr16		
	AX, [DE]		A, [HL+byte]	MOVW	AX, SP	CMPS	X, [HL+byte]		
	AX, [DE+byte]		A, [HL+B]						
	AX, [HL]		A, [HL+C]						
	AX, [HL+byte]	OR	A, saddr						
	AX, word[B]		A, !addr16						
	AX, word[C] AX, word[BC]		A, [HL]						
	AX, Word[BC] AX, [SP+byte]		A, [HL+byte]						
ADD	A, saddr		A, [HL+B]						
	A, !addr16		A, [HL+C]						
	A, [HL]								
	A, [HL+byte]								
	A, [HL+B]								
	A, [HL+C]								

#### Related instructions 2: Read instructions of Data Flash

	Operand		Operand		Operand		Operand
MOV	A, !addr16	ADD	A, !addr16	AND	A, !addr16	MOV	B, !addr16
	A, [DE]		A, [HL]		A, [HL]		C, !addr16
	A, [DE+byte]		A, [HL+byte]		A, [HL+byte]		X, !addr16
	A, [HL]		A, [HL+B]		A, [HL+B]	CMP	!addr16, #byte
	A, [HL+byte]		A, [HL+C]		A, [HL+C]	CMP0	!addr16
	A, [HL+B]	ADDC	A, !addr16	OR	A, !addr16	CMPS	X, [HL+byte]
	A, [HL+C]		A, [HL]		A, [HL]		
	A, word[B]		A, [HL+byte]		A, [HL+byte]		
	A, word[C]		A, [HL+B]		A, [HL+B]		
			A, [HL+C]	VOD	A, [HL+C]		
	A, word[BC]	SUB	A, !addr16	XOR	A, !addr16		
			A, [HL]		A, [HL]		
			A, [HL+byte]		A, [HL+byte]		
			A, [HL+B]		A, [HL+B]		
			A, [HL+C]		A, [HL+C]		
		SUBC	A, !addr16	CMP	A, !addr16		
			A, [HL]		A, [HL]		
			A, [HL+byte]		A, [HL+byte]		
			A, [HL+B]		A, [HL+B]		
			A, [HL+C]		A, [HL+C]		



[Appendix2-2]

keiated	instruction 1	Relate	d instruction 2				
	Operand		Operand				
10VW	DE, saddrp	MOV	A, [DE]				
	DE, laddr16	MOV	A, [DE+byte]				
	DE, SP		A, [DL+byte]				
POP	DE						
	ombinations of relate	: d inctru	ational and 2 <25				
Related	instruction 1	Relate	d instruction 2				
	Operand		Operand		Operand		Operand
MOVW		MOV		ADD	A, [HL]	AND	A, [HL]
MOVW	HL, saddrp	MOV	A, [HL]	ADD	A, [HL+byte]	AND	
	HL, !addr16		A, [HL+byte]		A, [HL+B]		A, [HL+byte]
	HL, SP		A, [HL+B]		A, [HL+B] A, [HL+C]		A, [HL+B]
POP	HL		A, [HL+C]	ADDC	A, [HL]	OR	A, [HL+C] A, [HL]
				(DDC	A, [HL+byte]	OK	A, [HL+byte]
			Operand		A, [HL+B]		A, [HL+B]
		CMPS	X, [HL+byte]		A, [HL+C]		A, [HL+C]
				SUB	A, [HL]	XOR	A, [HL]
					A, [HL+byte]		A, [HL+byte]
					A, [HL+B] A, [HL+C]		A, [HL+B]
				SUBC	A, [HL]	CMP	A, [HL+C] A, [HL]
					A, [HL+byte]	CIMP	A, [HL+byte]
					A, [HL+B]		A, [HL+B]
					A, [HL+C]		A, [HL+C]
				ADDC	A, [HL+B]	AND	A, [HL+B]
MOVW	B, laddr16 BC, saddrp BC, laddr16 BC, SP BC		A, word[B]	ADDC SUB SUBC	A, [HL+B] A, [HL+B] A, [HL+B]	OR XOR CMP	A, [HL+B] A, [HL+B] A, [HL+B]
<sub>РОР</sub> Safe cc	BC, saddrp BC, !addr16 BC, SP BC		ctions1 and 2 <4>	SUB	A, [HL+B] A, [HL+B]	OR XOR	A, [HL+B] A, [HL+B]
<sub>РОР</sub> Safe cc	BC, saddrp BC, !addr16 BC, SP BC			SUB	A, [HL+B] A, [HL+B]	OR XOR	A, [HL+B] A, [HL+B]
<sub>РОР</sub> Safe cc	BC, saddrp BC, !addr16 BC, SP BC		ctions1 and 2 <4>	SUB	A, [HL+B] A, [HL+B]	OR XOR	A, [HL+B] A, [HL+B]
<sub>РОР</sub> Safe cc	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1		ctions1 and 2 <4> d instruction 2	SUB	A, [HL+B] A, [HL+B] A, [HL+B]	OR XOR	A, [HL+B] A, [HL+B] A, [HL+B]
POP Safe cc Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1	Relate	ctions1 and 2 <4> d instruction 2	SUB SUBC ADD ADD	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C]	OR XOR CMP AND OR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C]
POP Safe cc Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand C, saddr	Relate	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C]	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe cc Related MOV	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16	Relate	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C]	SUB SUBC ADD ADD	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C]	OR XOR CMP AND OR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP	Relate	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C]	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe cc Related MOV	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16	Relate	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C]	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5>	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C]	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of relate instruction 1 Operand	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe cc Related MOV MOVW POP Safe cc	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr B, saddr B, !addr16	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr B, saddr B, saddr B, saddr B, saddr B, saddr	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr B, saddr B, saddr B, saddr C, !addr16 C, saddr C, !addr16 BC, SP BC	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr B, saddr B, saddr B, saddr C, !addr16 BC, SP BC	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr B, saddr B, saddr B, saddr C, !addr16 C, saddr C, !addr16 C, saddr C, !addr16 C, saddr B, saddr B, !addr16 C, saddr C, !addr16 C, saddr C, !addr16 C, saddr C, !addr16 BC, saddr C, !addr16 BC, saddr C, !addr16 BC, saddr C, !addr16 BC, saddr BC, !addr16 BC, saddr BC, !addr16 BC, saddr BC, !addr16	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]
POP Safe co Related MOV MOVW POP Safe co Related	BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 C, saddr C, !addr16 BC, saddrp BC, !addr16 BC, SP BC ombinations of related instruction 1 Operand B, saddr B, saddr B, saddr B, saddr C, !addr16 BC, SP BC	Relate MOV	ctions1 and 2 <4> d instruction 2 Operand A, [HL+C] A, word[C] ctions1 and 2 <5> d instruction 2 Operand	SUB SUBC ADD ADDC SUB	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]	OR XOR CMP AND OR XOR	A, [HL+B] A, [HL+B] A, [HL+B] Operand A, [HL+C] A, [HL+C] A, [HL+C]

