RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI		Document No.	TN-RIN-A027A/E	Rev.	1.00		
Title	Revisions of Documents Associated with R-II Series User's Manual	Information Category	Technical Notification					
		Lot No.						
Applicable Product			Reference Document	R-IN32M3 Series Doc (See below for details)				

This is to report revisions of the R-IN32M3 Series documents listed in the "Reference Documents" below.

Please use the products covered in this report in consideration with the revised contents.

The item marked with "•" is strongly related to device specifications and constraints.

1. Applicable Products

Product Type		Model Marking	Product Code
	Previous	MC-10287F1	MC-10287F1-HN4-A
R-IN32M3-EC	product	WIC-10207F1	MC-10287F1-HN4-M1-A
R-IN32IVI3-EC	Current	MC-10287BF1	MC-10287BF1-HN4-A
	product	WIC-10207 BF1	MC-10287BF1-HN4-M1-A
	Previous	D60510F1	UPD60510F1-HN4-A
R-IN32M3-CL	product	D60310F1	UPD60510F1-HN4-M1-A
R-INSZIVIS-CL	Current	D60510BF1	UPD60510BF1-HN4-A
	product	DOUSTUBET	UPD60510BF1-HN4-M1-A

2. Reference Documents

Doc. No. in	Document Title	Renesas	Previous	Revised
this TU		Document Number	Edition	Edition
1	R-IN32M3 Series Data Sheet	R18DS0008EJ****	V4.01	V5.00
2	R-IN32M3-CL User's Manual	R18UZ0005EJ****	V3.01	V4.00
3	R-IN32M3-EC User's Manual	R18UZ0003EJ****	V4.01	V5.00
4	R-IN32M3 Series User's Manual: Peripheral	R18UZ0007EJ****	V10.00	V11.00
	Modules			
5	R-IN32M3 Series User's Manual: Board design	R18UZ0021EJ****	V3.00	V4.00
	edition			
6	R-IN32M3 Series Programming Manual: Driver	R18UZ0009EJ****	V5.00	V6.00
7	R-IN32 Series User's Manual (CC-Link Remote	R18UZ0056EJ****	V1.01	V1.02
	device station)			



Doc. No. n this TU	Item No.	Revisions (Section Number)	Previous Edition's Page Number	Revision Type
1	1-1	1.3 Overview	3	Complement
1	1-2	1.5 Memory Maps	6, 7, 10, 11	Note addition
1	1-3	1.5 Memory Maps	6, 7	Error correction
1	1-4	1.5 Memory Maps	10, 11	Error correction
1	1-5	2.3.5 Port Pins and Real-time Port Pins	22	Error correction
1	1-6	2.3.15 CC-Link Pins (Intelligent Device Station)	30	Error correction
1	1-7	4.2 Absolute Maximum Ratings	69	Complement
1	1-8	4.3 Recommended Operating Conditions	70	Complement
1	1-9	4.8.4 External MCU Interface Pins ♦ (3) Asynchronous Mode	92 94	Complement
1	1-10	4.8.5 Serial Flash ROM Interface ♦	99	Error correction
2	2-1	1.5 Base Addresses of the System Registers Area	-	Complement
2	2-2	2.1.4 Port Pins and Real-Time Port Pins	12	Error correction
2	2-3	2.1.14 CC-Link Pins (Intelligent Device Station)	19	Error correction
2	2-4	3. Memory Maps	40, 43	Note addition
2	2-5	7.2 Port Configuration	57	Expression alignment
2	2-6	7.2 Port Configuration	57	Note alignme
2	2-7	7.4 List of Selectable Multiplexed Functions	84	Error correction
3	3-1	1.5 Base Addresses of the System Registers Area	-	Complement
3	3-2	2.1.14 CC-Link Pins (Intelligent Device Station)	20	Error correction
3	3-3	3. Memory Maps	40, 43	Note addition
3	3-4	8.2 Port Configuration	182	Expression alignment
3	3-5	8.2 Port Configuration	182	Note alignme
4	4-1	2.4 Operations for Reset	2-9	Complement
4	4-2	5.1 Selecting the Boot Mode (1) External Memory Boot Mode	5-1	Expression alignment
4	4-3	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Expression alignment
4	4-4	7.3.4.5 RX MODE Register (GMAC_RXMODE)	7-12	Error correction
4	4-5	7.3.4.6 TX MODE Register (GMAC_TXMODE)	7-14	Error correction
4	4-6	7.3.4.6 TX MODE Register (GMAC_TXMODE)	7-14	Error correction
4	4-7	7.4.1.2 Flow of Processing for Issuing the Hardware Function Call	7-32	Complement
4	4-8	7.4.1.3 Buffer Allocator	7-33	Error correction
4	4-9	7.4.1.3 Buffer Allocator	7-36	Error correction
4	4-10	7.4.1.3 Buffer Allocator	7-37	Error correction
4	4-11	7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC	7-44	Error correction
4	4-12	7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC	7-45	Error correction
4	4-13	7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC	7-50	Error correction



Doc. No. in	Item No.	Revisions (Section Number)	Previous Edition's Page Number	Revision Type
this TU	110.		r uge runnber	
4	4-14	7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC	7-50	Complement
4	4-15	7.4.1.5 Buffer RAM DMA Controller, (2) DMA Transfer	7-52	Error correction
4	4-16	7.4.1.5 Buffer RAM DMA Controller, (2) DMA Transfer	7-52	Error correction
4	4-17	7.4.2 Interrupts	7-56	Complement
4	4-18	7.4.2 Interrupts	7-58	Complement
4	4-19	7.5 Notes	-	Note addition
4	4-20	9.7 Memory Access Timing Examples	9-17 to 9-24	Expression alignment
4	4-21	9.7 Memory Access Timing Examples	9-20	Error correction
4	4-22	11.1 Memory Map	11-3	Note addition
4	4-23	11.1 Memory Map	11-3	Error correction
4	4-24	11.2.5 Control Registers	11-17	Error correction
		(2) HOSTIF bus control register (HIFBCC)	11-18	
4	4-25	11.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC)	11-18	Note addition
4	4-26	11.2.5 Control Registers	11-20	Error correction
	. 20	(4) HOSTIF page ROM control register (HIFPRC)		
4	4-27	12.3 Connection with Serial Flash ROM	12-12	Expression alignment
4	4-28	13.1.1 Overview	13-2	Expression alignment
4	4-29	13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)	13-85	Note addition
4	4-30	13.6 Interrupt Output	13-89	Expression alignment
4	4-31	17.4.2 Master/Slave Connections	17-38, 17-39	Expression alignment
4	4-32	18.3 Registers (6) IICBn high-level width setting register	18-13	Error correction
4	4-33	18.6.1 Single Transfer Mode (3) Example of communications in single transfer mode (slave reception)	18-41	Error correction
4	4-34	21.7 System Protect Command Register (SYSPCMD)	21-7	Complement
4	4-35	22. Debugging	22-1	Expression alignment
5	5-1	12. Serial Flash ROM Connection Pins ♦	37	Error correction
5	5-2	17. CSIH Pins	-	Newly added
5	5-3	22.4 BSCAN Non-Supported Pins	49	Complement
5	5-4	22.6 Notes on Using BSDL	— —	Newly added
5	5-5	25. Thermal Design	53	Expression alignment
5	5-6	26. Countermeasure for Noise	-	Newly added
6	6-1	1.2 Development Environment	2	Expression alignment
6	6-2	3.2.1 Memory Map	11, 12, 15, 16	Note addition
6	6-3	3.2.1 Memory Map	11, 12	Error correction
6	6-4	3.2.1 Memory Map	15, 16	Error correction
6	6-5	6.4.1 Initialization of IIC Controller	35	Error correction
6	6-6	6.5.5 Confirmation of Received Data (for Slave)	46	Error correction
6	6-7	6.9 CAN Control	-	Newly added
7	7-1	3. Specified Parts and Recommended Parts	4	
7	7-1			Complement
		5. CC-Link Remote Device Station Pins	6, 8	Complement
7	7-3	6.1 Setting the Number of Occupied Stations	9	Complement
7	7-4	14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks	72	Complement



No.1-1 1.3 Overview

Description of 1.5 V power supply for internal PHY was added.

		V4.01			V5.00					
Page		Description	Page	Page Revised Description						
3	[Table 1.2 Overview	of R-IN32M3 (2/2)]	3	[Table 1.2 Overview of R-IN32M3 (2/2)]						
	Power supply voltage	I/O: VDD33 = 3.3±0.3 V		Power supply voltage	I/O: VDD33 = 3.3±0.3 V					
		Internal circuit :VDD10 = 1.0±0.1 V			Internal circuit: VDD10 = 1.0±0.1 V					
					Power supply for internal PHY ^{Note 2} : VDD15 = 1.5±0.15V (internal					
				regulator available)						




No.1-2 1.5 Memory Maps

Note regarding the instruction RAM mirror area was added.

	V4.01		V5.00								
Page	Description	Page			Revised [Description					
6	[Figure 1.1 Memory Map (All) (R-IN32M3-EC)] N/A	6	[Figure 1.1 Memory Map (All) (R-IN32M3-EC)] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually oc will change according to the selected boot mode. For details, see section 5.3, Memory Ma in Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.								
7	[Figure 1.2 Memory Map (All) (R-IN32M3-CL)] N/A	7	will change	sses of the e according	instruction RAM m to the selected bo		here access actually occurs section 5.3, Memory MAP ieral Modules.				
10	[Figure 1.6 External MCU Interface Area (R-IN32M3-EC)] N/A	10	will change see section R-IN32M3 S	sses of the i e according n 5.3, Memo Series User	nstruction RAM m to the selected bo ry MAP in Each Bo 's Manual: Periphe	irror area (768 Kbytes) wi ot mode, as shown in the oot Mode, and section 4, I ral Modules.	-				
			BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks				
			0	0	External memory boot	-	External MCU interface is disabled				
			0	1	External serial flash ROM boot	Reserved	Access disabled				
			1	0	External MCU boot	Instruction RAM area	-				
			1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging				
11	[Figure 1.7 External MCU Interface Area (R-IN32M3-CL)] N/A	11, 12	will change see sectior	sses of the i e according n 5.3, Memo	nstruction RAM m to the selected bo ry MAP in Each Bo s Manual: Periphe Boot Mode External memory boot External serial flash ROM boot	irror area (768 Kbytes) w ot mode, as shown in the pot Mode, and section 4, I	here access actually occurs table below. For details, Bus Architecture, in the Remarks External MCU interface is disabled Access disabled — Enabled only for debugging				

Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.




RENESAS



No.1-3 1.5 Memory Maps [2/2]


Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.






No.1-4 1.5 Memory Maps [1/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.1-4 1.5 Memory Maps [2/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".





No.1-5 2.3.5 Port Pins and Real-time Port Pins

The pin name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".

				V4.01								V5.00					
Page				Descripti	ion			Page	Revised Description								
22	[2.3.	5 Port Pins	s and Real-ti	me Port Pins]				23	[2.3.5 Port Pins and Real-time Port Pins]								
		Port Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during Reset			Port Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during Reset		
	P3	P30	RXD1	-	-	-	Hi-Z (High)		P3	P30	RXD1	-	-	-	Hi-Z (High)		
		P31	TXD1	-	-	-				P31	TXD1	-	-	-			
		P32	DMAREQZ1	-	-	CCS_MON1				P32	DMAREQZ1	-	-	CCS_MON1			
		P33	DMAACKZ1	CCI_WAITEDGEH Note2	-	CCS_MON2				P33	DMAACKZ1	CCI_WAITEDGEH Note2	-	CCS_MON2			
		P34	DMATCZ1	CCI_WRLENH Note2	-	CCS_MON3				P34	DMATCZ1	CCI_WRLENH Note2	-	CCS_MON3			
		P35	CSISCK1	INTPZ22	CCM_IRZ	-				P35	CSISCK1	INTPZ22	CCM_IR <mark>L</mark> Z	M_IR <mark>L</mark> Z -			
		P36	CSISI1	INTPZ23	CCS_FUSEZ	-				P36	CSISI1	INTPZ23	CCS_FUSEZ	-			
		P37	CSISO1	INTPZ24	CCM_MSTZ	-				P37	CSISO1	INTPZ24	CCM_MSTZ	-			



No.1-6 2.3.15 CC-Link Pins (Intelligent Device Station)

Functional descriptions of the CC-Link (intelligent device station) pins were modified.

		V4.01							V5.00						
		Description				Page			Revised Description						
[2.3.15 CC-Link F	Pins (I	ntelligent Device Station)]				31	[2.3.15 CC-Link Pins (Intelligent Device Station)]								
Pin Name	I/O	Function	Shared	Active	Level		Pin Name	I/O	Function	Shared Port	Active	Lev			
			Port		during Reset					1 OIT		Re			
CCM_LINKERRZ	0	Link error LED control output	P20	Low	Note		CCM_LINKERRZ	0	Link error LED control output	P20	Low	Note			
CCM_ERRZ	0	Error LED control output	P21	Low			CCM_ERRZ	0	Not used	P21	Low	_			
CCM_RUNZ	0	Run LED control output	P26	Low			CCM_RUNZ	0	Run LED control output	P26	Low				
CCM_MDIN0- CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	-			CCM_MDIN0- CCM_MDIN3	I	Transfer rate setting input	P62-P65	-				
CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-			CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-				
CCM_LNKRUNZ	0	Link run LED control output	P50	Low	Hi-Z		CCM_LNKRUNZ	0	Link run LED control output	P50	Low	Hi-Z			
CCM_RDLEDZ	0	Receive data LED control output	P51	Low	(High)		CCM_RDLEDZ	0	Receive data LED control output	P51	Low	(High			
CCM_SDLEDZ	0	Transfer data LED control output	RP00	Low			CCM_SDLEDZ	0	Transfer data LED control output	RP00	Low				
CCM_IRZ	0	Interrupt output	P35	Low			CCM_IR <mark>L</mark> Z	0	Interrupt signal output from communications circuit	P35	Low				
CCM_WDTENZ	I	Watchdog timer error input	P13	Low			CCM_WDTENZ	I	Watchdog timer error input	P13	Low				
CCM_MSTZ	0	Operation check LED	P37	Low			CCM_MSTZ	0	Not used	P37	Low	_			
CCM_SMSTZ	0	Standby master LED control output	RP01	Low			CCM_SMSTZ	0	Not used	RP01	Low				
CCM_RD	I	Communications circuit data reception	P53	-			CCM_RD	I	Communications circuit data reception	P53	-				
CCM_SD	0	Communications circuit data transmission pin	P54	-			CCM_SD	0	Communications circuit data transmission pin	P54	-				
CCM_SDGCZ	0	Communications circuit transmit data & gate control pin	P42	Low			CCM_SDGCZ	0	Communications circuit transmit data & gate control pin	P42	Low				
CCM CLK80M	I	CC-Link clock input (80 MHz)	-	-	-		CCM_CLK80M	1	CC-Link clock input (80 MHz)	-	-	-			

No.1-7 4.2 Absolute Maximum Ratings

1.5 V type was added as the condition for power supply

			V4.01						V5.00		
Page			Description			Page			Revised Descript	tion	
69	[Table 4.4 Absolute Max	imum Rating	s]	-		70	[Table 4.4 Absolute Ma	aximum R	atings]	-	
	Parameter	Symbol	Conditions	Ratings	Unit		Parameter	Symbol	Conditions	Ratings	Unit
	Power supply voltage	V _{DD}	1.0 V type	-0.5 to +1.4	V		Power supply voltage	V _{DD}	1.0 V type	-0.5 to +1.4	V
			3.3 V type	-0.5 to +4.6	V				1.5 V type	-0.5 to +2.0	V
									3.3 V type	-0.5 to +4.6	V

No.1-8 4.3 Recommended Operating Conditions


1.5 V power supply was added as the condition for power supply voltage.

			V4.01						V5.00							
Page	Description [Table 4.5 Recommended Operating Conditions]								Page Revised Description							
70	[Table 4.5 Recomme	nded Ope	erating Conditions]					71	71 [Table 4.5 Recommended Operating Conditions]							
	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
	Power supply voltage	V _{DD}	1.0 V power supply	0.9	1.0	1.1	V		Power supply voltage	V _{DD}	1.0 V power supply	0.9	1.0	1.1	V	
			3.3 V power supply	3.0	3.3	3.6	V				1.5 V power supply	1.35	1.5	1.65	V	
											3.3 V power supply	3.0	3.3	3.6	V	



No.1-9 4.8.4 External MCU Interface Pins (3) Asynchronous Mode

Specification of "Address input hold time when advance reading" was added.





No.1-10 4.8.5 Serial Flash ROM Interface

Specifications of t_{DSMCSCK} and t_{DSMCKCS} were

		V4.01							V5.00					
Page								Page Revised Description						
99	[4.8.5 Serial Flash ROM Interfac	ce]					100	[4.8.5 Serial Flash ROM Interface]					
	Parameter	Symbol	Conditions	MIN	MAX	Unit		Parameter	Symbol	Conditions	MIN	MAX	Unit	
	Delay time from a falling of	t DSMCSCK	$C_L = 15 \text{ pF}$	7.5 Note	-	ns		Delay time from a falling of SMCSZ	t DSMCSCK	C _L = 15 pF	6.0 ^{Note}	-	ns	
	SMCSZ to a rising of SMSCK		Freq = 50					to a rising of SMSCK		Freq = 50				
			MHz							MHz				
	Hold time until a rising of SMCSZ	t DSMCKCS	C _L = 15 pF	11.5 ^{Note}	-	ns		Hold time until a rising of SMCSZ	t _{DSMCKCS}	C _L = 15 pF	9.0 Note	-	ns	
	from a rising of SMSCK		Freq = 50					from a rising of SMSCK		Freq = 50				
			MHz							MHz				

No.2-1 1.5 Base Addresses of the System Registers Area

The description on the base addresses of the system registers area was added.

	V3.01	V4.00						
Page	Description	Page	Revised Description					
-	[1.5 Base Addresses of the System Registers Area] N/A	6	 [1.5 Base Addresses of the System Registers Area] 1.5 Base Addresses of the System Registers Area The addresses of registers given in the subsequent sections are relative to the base addresses. In access to the registers via the external MCU interface, the base address is D_0000H. In access by the internal CPU or DMA controller, the base address is 4001_0000H. In access by the CPU or DMA controller BASE = 4001_0000H In access via the external microcontroller interface BASE = D_0000H 					

No.2-2 2.1.4 Port Pins and Real-Time Port Pins

The pin name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".

				V4.01				V5.00								
Page	ge Description									ge Revised Description						
12	[2.1.4 Port Pins and Real-Time Port Pins]							13	[2.1.	4 Port Pin	s and Real-Ti	me Port Pins]				
		Pin Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during & after Reset			Pin Name	Mode 1	Mode 2	Mode 3	Mode 4	Level during & after Reset	
	P3	P30	RXD1	-	-	-	Hi-Z (High)		P3	P30	RXD1	-	-	-	Hi-Z (High)	
		P31	TXD1	-	-	-				P31	TXD1	-	-	-		
		P32	DMAREQZ1	-	-	CCS_MON1				P32	DMAREQZ1	-	-	CCS_MON1		
		P33	DMAACKZ1	CCI_WAITEDGEH	-	CCS_MON2				P33	DMAACKZ1	CCI_WAITEDGEH	-	CCS_MON2		
		P34	DMATCZ1	CCI_WRLENH	-	CCS_MON3				P34	DMATCZ1	CCI_WRLENH	-	CCS_MON3		
		P35	CSISCK1	INTPZ22	CCM_IRZ	-				P35	CSISCK1	INTPZ22	CCM_IR <mark>L</mark> Z	-		
		P36	CSISI1	INTPZ23	CCS_FUSEZ	-				P36	CSISI1	INTPZ23	CCS_FUSEZ	-		
		P37	CSISO1	INTPZ24	CCM_MSTZ	-				P37	CSISO1	INTPZ24	CCM_MSTZ	-		



No.2-3 2.1.14 CC-Link Pins (Intelligent Device Station)

The name and functional descriptions of the CC-Link (intelligent device station) pins were modified.

			V3.01							V4.00						
ge			Description				Page									
9	[2.1.14 CC-Link F	Pins (I	ntelligent Device Station)]				20	[2.1.14 CC-Link	Pins (Ir	telligent Device Station)]						
	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset		Pin Name	I/O	Function	Shared Port	Active	Level durin after Res			
	CCM_LINKERRZ	0	Link error LED control output	P20	Low	Hi-Z (High)		CCM_LINKERRZ	0	Link error LED control output	P20	Low	Hi-Z (High)			
	CCM_ERRZ	0	Error LED control output	P21	Low			CCM_ERRZ	0	Not used	P21	Low				
	CCM_RUNZ	0	Run LED control output	P26	Low			CCM_RUNZ	0	Run LED control output	P26	Low				
	CCM_MDIN0- CCM_MDIN3	Ι	Transfer rate and mode setting switch input	P62-P65	-			CCM_MDIN0- CCM_MDIN3	I	Transfer rate setting input	P62-P65	-				
	CCM_SNIN0- CCM_SNIN7	Ι	Station no. setting switch input	P70-P77	-			CCM_SNIN0- CCM_SNIN7	I	Station no. setting switch input	P70-P77	-				
	CCM_LNKRUNZ	0	Link run LED control output	P50	Low			CCM_LNKRUNZ	0	Link run LED control output	P50	Low				
	CCM_RDLEDZ	0	Receive data LED control output	P51	Low			CCM_RDLEDZ	0	Receive data LED control output	P51	Low				
	CCM_SDLEDZ	0	Transmit data LED control output	RP00	Low			CCM_SDLEDZ	0	Transmit data LED control output	RP00	Low				
	CCM_IRZ	0	Interrupt output	P35	Low			CCM_IR <mark>L</mark> Z	0	Interrupt signal output from	P35	Low				
	CCM_WDTENZ	I	Watchdog timer error input	P13	Low					communications circuit						
	CCM_MSTZ	0	Operation check LED	P37	Low			CCM_WDTENZ	1	Watchdog timer error input	P13	Low				
	CCM_SMSTZ	0	Standby master LED control output	RP01	Low			CCM_MSTZ	0	Note used	P37	Low				
	CCM_RD	I	Communications circuit data reception pin	P53	-			CCM_SMSTZ	0	Note used	RP01 P53	Low				
	CCM_SD	0	Communications circuit data transmission pin	P54	-			CCM_SD	0	Communications circuit data transmission pin	P54	-				
	CCM_SDGCZ	0	Communications circuit transmit data & gate control pin	P42	Low			CCM_SDGCZ	0	Communications circuit transmit data & gate control pin	P42	Low				
	CCM_CLK80M	I	CC-Link clock (80 MHz)	-	-	-		CCM CLK80M	1	CC-Link clock (80 MHz)	-	-	-			

No.2-4 3 Memory Maps

Note regarding the instruction RAM mirror area was

	V3.01		V4.00									
Page	Description	Page	Page Revised Description									
40	[Figure 3.1 Memory Map (All)] N/A	41		The add occurs	will chang MAP in E	the instruction RAM n ge according to the sel	nirror area (768 Kbytes) v ected boot mode. For det R-IN32M3 Series User's	ails, see section 5.3,				
43	[Figure 3.5 External MCU Interface Area] N/A	44	Note:	The addro occurs w details, so	esses of t ill change ee sectior	according to the selec	ror area (768 Kbytes) who ted boot mode, as shown ach Boot Mode, and sect ripheral Modules.	in the table below. For				
				BOOT1 0 0 1 1	BOOT0 0 1 0 1	Boot Mode External memory boot External serial flash ROM boot External MCU boot Instruction RAM boot	Access Destination Area - Reserved Instruction RAM area Instruction RAM area	Remarks External MCU interface is disabled Access disabled — Enabled only for debugging				



No.2-5 7.2 Port Configuration

"Application and Operation" for the port function control registers and the port function control expansion registers was modified.

		V3.01		V4.00								
Page		Description		Page	Revised Description							
57	[7.2 Port Configuration] Register Name	Application a	nd Operation Write	58	[7.2 Port Configuration]							
	Port function control registers	If more than two pin functions	If more than two pin functions			Application	and Operation					
	(PFCn, RPFCm)	are multiplexed on port pins, the corresponding register is used to read which functions are selected.	are multiplexed on port pins, the corresponding register is used to select which functions are to be used.		Register Name Port function control registers (PFCn, RPFCm)	Read Used to read which function is selected for the multiplexed pin.	Write Used to select the function of the multiplexed pin.					
	Port function control expansion registers (PFCEn, RPFCEm)	If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.		Port function control expansion registers (PFCEn, RPFCEm)	1						

No.2-6 7.2 Port Configuration

Caution on the port configuration was modified.

	V4.01	V5.00					
Page	Description	Page	Revised Description				
57	[7.2 Port Configuration] Caution: If a port pin having multiple multiplexed functions which include an external interrupt input is set to control mode by using the PMCn and RPMCm registers, and the multiplexed function is an input, the external interrupt input is also multiplexed.	58	[7.2 Port Configuration] Caution: Operation is not guaranteed if an unsupported function is allocated to the multiplexed pin. For example, if multiplexed function 4 is allocated to the P00 pin, which does not support multiplexed function 4, operation does not proceed correctly. For the allocation of multiplexed pins, see section 7.4, List of Selectable Multiplexed Functions.				

No.2-7 7.4 List of Selectable Multiplexed Functions

Pins name indicated as "CCM_IRZ" was modified to "CCM_IRLZ".

				V4.01				V5.00									
е	Description								Page Revised Description								
	[(1) Ports (P00 to P77) (2/3)]						86	[(1) Po	rts (P00 to P77)	(2/3)]							
					PMCmn = 1 (0	Control Mode)							PMCmn = 1 (0	Control Mode)			
	PMCmn = 0 (Port Mode)		0 (Port Mode) PFCEmn = 0 PFCEmn = 1				nn = 1			PMCmn = 0	(Port Mode)	PFCE	mn = 0	PFCEmn = 1			
				PFCmn = 0	PFCmn = 1	PFCmn = 0	PFCmn = 1					PFCmn = 0	PFCmn = 1	PFCmn = 0	PFCmn = 1		
	Pin	PMmn = 0	PMmn = 1	(Multiplexed	(Multiplexed	(Multiplexed	(Multiplexed		Pin	PMmn = 0	PMmn = 1	(Multiplexed	(Multiplexed	(Multiplexed	(Multiplexed		
	Name	(Output Port)	(Input Port)	Function 1)	Function 2)	Function 3)	Function 4)		Name	(Output Port)	(Input Port)	Function 1)	Function 2)	Function 3)	Function 4)		
	P35	P35 (output	P35 (input	CSISCK1	INTPZ22	CCM_IRZ	-		P35	P35 (output	P35 (input	CSISCK1	INTPZ22	CCM_IR <mark>L</mark> Z	-		
		mode)	mode)							mode)	mode)						

No.3-1 1.5 Base Addresses of the System Registers Area

The description on the base addresses of the system registers area was added.

	V4.01	V5.00						
Page	Description	Page	Revised Description					
-	[1.5 Base Addresses of the System Registers Area] N/A	6	 [1.5 Base Addresses of the System Registers Area] 1.5 Base Addresses of the System Registers Area The addresses of registers given in the subsequent sections are relative to the base addresses. In access to the registers via the external MCU interface, the base address is D_0000H. In access by the internal CPU or DMA controller, the base address is 4001_0000H. In access by the CPU or DMA controller BASE = 4001_0000H In access via the external microcontroller interface BASE = D_0000H 					

No.3-2 2.1.14 CC-Link Pins (Intelligent Device Station)

Functional descriptions of the CC-Link (intelligent device station) pins were modified.

			V4.01							V5.00				
		Description			Page	Revised Description								
I	[2.1.14 CC-Link F	Pins (lı	ntelligent Device Station)]				21	[2.1.14 CC-Link Pins (Intelligent Device Station)]						
				Shared		Level during & after					Shared		Level dur	
	Pin Name	I/O	Function	Port	Active	Reset		Pin Name	I/O	Function	Port	Active	after Re	
	CCM_LINKERRZ	0	Link error LED control output	P20	Low	Hi-Z		CCM_LINKERRZ	0	Link error LED control output	P20	Low	Hi-Z	
	CCM_ERRZ	0	Error LED control output	P21	Low			CCM_ERRZ	0	Not used	P21	Low		
	CCM_RUNZ	0	Run LED control output	P26	Low			CCM_RUNZ	0	Run LED control output	P26	Low	-	
	CCM_MDIN0-	I	Transfer rate and mode setting switch	P62-P65	-			CCM_MDIN0-	1	Transfer rate setting input	P62-P65	-		
	CCM_MDIN3		input					CCM_MDIN3						
	CCM_SNIN0-	I	Station no. setting switch input	P70-P77	-			CCM_SNIN0-	I.	Station no. setting switch input	P70-P77	-		
	CCM_SNIN7							CCM_SNIN7						
	CCM_LNKRUNZ	0	Link run LED control output	P50	Low	Hi-Z (High)		CCM_LNKRUNZ	0	Link run LED control output	P50	Low	Hi-Z (High	
	CCM_RDLEDZ	0	Receive data LED control output	P51	Low			CCM_RDLEDZ	0	Receive data LED control output	P51	Low		
	CCM_SDLEDZ	0	Transmit data LED control output	RP00	Low			CCM_SDLEDZ	0	Transmit data LED control output	RP00	Low		
	CCM_IRZ	0	Interrupt output	P35	Low			CCM_IRLZ	0	Interrupt signal output from	P35	Low		
	CCM_WDTENZ	I	Watchdog timer error input	P13	Low					communications circuit				
	CCM_MSTZ	0	Operation check LED	P37	Low			CCM_WDTENZ	I.	Watchdog timer error input	P13	Low		
	CCM_SMSTZ	0	Standby master LED control output	RP01	Low			CCM_MSTZ	0	Not used	P37	Low		
	CCM_RD	I	Communications circuit data reception pin	P53	-			CCM_SMSTZ	0	Not used	RP01	Low		
	CCM_SD	0	Communications circuit data transmission	P54	-			CCM_RD	I	Communications circuit data reception pin	P53	-		
	CCM_SDGCZ	0	Communications circuit transmit data & gate control pin	P42	Low			CCM_SD	0	Communications circuit data transmission pin	P54	-		
	CCM_CLK80M	I	CC-Link clock input (80 MHz)	-	-	-		CCM_SDGCZ	0	Communications circuit transmit data & gate control pin	P42	Low		
								CCM_CLK80M	ı	CC-Link clock input (80 MHz)	-	-	-	

No.3-3 3 Memory Maps

Note regarding the instruction RAM mirror area was

	V4.01					V5.00					
Page	Description	Page	Page Revised Description								
40	[Figure 3.1 Memory Map (All)] N/A	41	wi Ea	ne address ill change a ach Boot N	ses of th accordi Aode, in	ne instruction RAM mirr ing to the selected boot n the R-IN32M3 Series U		re access actually occurs ection 5.3, Memory MAP in Modules.			
43	[Figure 3.5 External MCU Interface Space] N/A	44	Note: Ti w	[Figure 3.5 External MCU Interface Space] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M3 Series User's Manual: Peripheral Modules.							
			(BOOT1 E 0 0 0 1 1 0 1 1	300T0) 	Boot Mode External memory boot External serial flash ROM boot External MCU boot Instruction RAM boot	Access Destination Area Reserved Instruction RAM area Instruction RAM area	Remarks External MCU interface is disabled Access disabled — Enabled only for debugging			



No.3-4 8.2 Port Configuration

"Application and Operation" for the port function control registers and the port function control expansion registers was modified.

	V4.01		V5.00								
	Description		Page	Revised Description							
[8.2 Port Configuration]			183	[8.2 Port Configuration]							
	Application a	nd Operation			Application and Operation						
Register Name	Read	Write		Register Name	Read	Write					
Port function control registers (PFCn, RPFCm)	If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used.		Port function control registers (PFCn, RPFCm) Port function control expansion registers (PFCEn, RPFCEm)	Used to read which function is selected for the multiplexed pin.	Used to select the function of the multiplexed pin.					
Port function control expansion registers (PFCEn, RPFCEm)	If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.									
	Register Name Port function control registers (PFCn, RPFCm) Port function control expansion	Description [8.2 Port Configuration] Register Name Application an Read Port function control registers (PFCn, RPFCm) If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. Port function control expansion registers (PFCEn, RPFCEm) If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are	Description [8.2 Port Configuration] Application and Operation Register Name Read Write Port function control registers (PFCn, RPFCm) If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used. Port function control expansion registers (PFCEn, RPFCEm) If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.	Description Page [8.2 Port Configuration] 183 Register Name Application and Operation Read Write Port function control registers (PFCn, RPFCm) If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. Port function control expansion registers (PFCEn, RPFCEm) If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the	Description Page [8.2 Port Configuration] [8.2 Port Configuration] Register Name Application and Operation Port function control registers (PFCn, RPFCm) If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the If more than three pin functions are to be used in combination with the	Description Page Revised Description [8.2 Port Configuration] [8.2 Port Configuration] 183 [8.2 Port Configuration] Register Name Application and Operation 183 [8.2 Port Configuration] Port function control registers (PFCn, RPFCm) If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are selected. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used. If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the If more than three pin functions are multiplexed pin.	Description Page Revised Description [8.2 Port Configuration] [8.2 Port Configuration] 183 Register Name Application and Operation 183 Port function control registers (PFCn, RPFCm) If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are multiplexed on port pins, the corresponding register is used to read which functions are multiplexed on port pins, the corresponding register is used to select which functions are multiplexed on port pins, the corresponding register is used to select which functions are multiplexed on port pins, the corresponding register is used to select which functions are multiplexed on port pins, the corresponding register is used to select which functions are be used. If more than three pin functions are be used. If more than three pin functions are beleated. If more than two pin functions are to be used. Vert function control expansion register is used to read which functions are to be used. Vert function control expansion is are multiplexed on port pins, the corresponding register is used to select which functions are to be used. If more than three pin functions are to selected. If more than three pin functions are to select which functions are to select which functions are to be used. If more than three pin functions are to be used. Vert pint function control expansion is the corresponding register is used to select which functions are to be used. Vert pint function control expansion is the corresponding register is used to select which functions are to be usel in combination with the				


No.3-5 8.2 Port Configuration

Caution on the port configuration was modified.

	V4.01		V5.00
Page	Description	Page	Revised Description
182	[8.2 Port Configuration] Caution: If a port pin having multiple multiplexed functions which include an external interrupt input is set to control mode by using the PMCn and RPMCm registers, and the multiplexed function is an input, the external interrupt input is also multiplexed.	183	[8.2 Port Configuration] Caution: Operation is not guaranteed if an unsupported function is allocated to the multiplexed pin. For example, if multiplexed function 4 is allocated to the P00 pin, which does not support multiplexed function 4, operation does not proceed correctly. For the allocation of multiplexed pins, see section 8.4, List of Selectable Multiplexed Functions.

No.4-1 2.4 Operations for Reset

Timing charts for reset at power-on and system reset were modified.





No.4-2 5.1 Selecting the Boot Mode

Signal name "STCSZ0" was modified to "CSZ0".

	V10.00					V11.00				
Page	Page Description				Page	Revised Description				
5-1	[Table 5.1	Selecting	the Boot Mode]		5-1	[Table 5.1	Selecting	the Boot Mode]		
	BOOT1	BOOT0	Boot Mode	Boot Area		BOOT1	BOOT0	Boot Mode	Boot Area	
	0	0	External memory boot	Memory connected to the STCSZ0 pin of the external bus interface		0	0	External memory boot	Memory connected to the CSZ0 pin of the external bus interface	
	0	1	External serial flash ROM	Serial flash ROM		0	1	External serial flash ROM boot	Serial flash ROM	
			boot			1	0	External MCU boot	Instruction RAM	
	1	0	External MCU boot	Instruction RAM		1	1	Instruction RAM boot	Instruction RAM	
	1	1	Instruction RAM boot	Instruction RAM				(debugger used ONLY)		
	The CPU i	(debugger used ONLY) [(1) External memory boot mode] The CPU is booted from the external memory connected to the STCSZ0 pin of the external bus interface.					nal memor is booted t	y boot mode] from the external memory conne	cted to the CSZO pin of the external bus	

No.4-3 7.3.4.1 MIIM Register (GMAC MIIM)

Caution was modified.

	V10.00	V11.00		
Page	Description	Page	Revised Description	
7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is effective for the management interface selected by the MAC select register (MACSEL). In other cases, writing to this register has no effect and the value read is undefined.		[7.3.4.1 MIIM Register (GMAC_MIIM)] Caution: The setting of this register is only effective when the general-purpose Ethernet port is selected by the MAC select register (MACSEL). In other cases, writing to this register has no effect and the value read is undefined.	



<u>No.4-4</u> 7.3.4.5 RX MODE Register (GMAC_RXMODE) Description of the SFRXFIFO bit

was modified.

			V10.00		V11.00				
Page	Page Description			Page	Page Revised Description				
7-12	[7.3.4.5 RX M	ODE Regis	ter (GMAC_RXMODE)]	7-13	[7.3.	4.5 RX MOD	E Register	(GMAC_RXMODE)]	
	Bit Position	Bit Name	Description			Bit Position	Bit Name	Description	
	29	SFRXFIFO	Store & Forward For RX FIFO			29	SFRXFIFO	Store & Forward For RX FIFO	
			1: Store & Forward mode					1: Store & Forward mode	
			The reception DMA controller does not start to operate until data up to the end of the frame is written in RX FIFO.					The reception DMA controller starts to operate after data up to the end of the frame is written to the RX FIFO buffer.	
			0: Cut through mode					0: Cut-through mode	
								The reception DMA controller starts to operate after the number of words set in the RRTTH2-0 bits is written to the RX FIFO buffer.	

No.4-5 7.3.4.6 TXMODE Register (GMAC_TXMODE)

Description of the SF bit was modified and Note 2 was added.

			V10.00					V11.00
Page	Description			Page Revised Description				
7-14	[7.3.4.6 TXMC	7.3.4.6 TXMODE Register (GMAC_TXMODE)]			[7.3.4	4.6 TXMODE	ERegister	(GMAC_TXMODE)]
	Bit Position	Bit Name	Description			Bit Position	Bit Name	Description
	29 Note. LP of	SF TXEN must 1518 bytes	Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Transmission starts after words of data specified in the FSTTH1-0 bits are written to the TX FIFO buffer. be set to 1 since the frame size may exceed the maximum size while management tag insertion of the Ethernet switch is SWTAGEN bit in the ETHSWMTC register is 1).			29 Notes 1. LP siz ena 2. Set this	SF TXEN must e of 1518 bj abled (the S tting the SF	Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Setting prohibited ^{Note 2} be set to 1 since the frame size may exceed the maximum ytes while management tag insertion of the Ethernet switch is WTAGEN bit in the ETHSWMTC register is 1). bit to 0 is prohibited. Always start operation after setting or details, see section 7.5.1, Transmitting Data in

No.4-6 7.3.4.6 TXMODE Register


(GMAC_TXMODE) The FSTTH bits were changed to

		V10.00		V11.00
Page		Description	Page	Revised Description
7-14	GMAC_TXMODE	A 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 4 099 0028H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address 4 009 0028H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Address Construction Frame Start Threshold Transmission starts when the number of data words written to the TX FIFO buffer exceeds this value. 00: 4 words 0: 4 words	7-14	INVERTIGENERAL Description INVERTIGENERAL DESCRIPTION
		01: 8 words 10: 16 words 11: 32 words		



No.4-7 7.4.1.2 Flow of Processing for Issuing the Hardware Function Call

Figure 7.4 Flow of Processing for Issuing the Hardware Function, modified



The description on an generation of an exception,

	V10.00	V11.00			
Page	Description		Revised Description		
7-33	[(1) Functional Overview] To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. Writing to an area which has not been secured by the CPU has no effect, but access to such area by the hardware function DMAC leads to the generation of an exception.	7-34	[(1) Functional Overview] To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. When writing to an area which has not been secured, access by the CPU or MAC DMA controller generates an interrupt, whereas access to such area by the buffer RAM DMA controller generates an interrupt or returns an exception to the return value register R0 depending on the type of hardware function calls.		

No.4-9 7.4.1.3 Buffer Allocator

Table 7.2 HWFNC_LongBuffer_Get: Return value registers, modified

	V10.00					V11.00				
Page	Page Description			Page	Revised Description					
7-36	[Table 7.2 H	WFNC_LongBuffer_Get]		7-37	[Table 7.2 H	WFNC_LongBuffer_Get]				
	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [<mark>26] 1</mark>		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:24] 3'b100			
			[25:18] LLID				[23:18] LLID			
			[17: 0] 0				[17: 0] 0			

No.4-10 7.4.1.3 Buffer Allocator

Table 7.3 HWFNC_ShortBuffer_Get: Return value registers, modified

	V10.00					V11.00					
Page	Page Description			Page	Revised Description						
7-37	[Table 7.3 H	WFNC_ShortBuffer_Get]		7-38	[Table 7.3 H	WFNC_ShortBuffer_Get]					
	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001				
			[26] 0				<mark>[26:25] 2'b00</mark>				
			[25:18] SBID				[24:18] SBID				
			<mark>[18</mark> : 0] 0				[<mark>17</mark> : 0] 0				

No.4-11 7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC

Example modified

	V10.00		V11.00
Page	Description	Page	Revised Description
7-44	[(b) Usage · Procedure for reading and releasing buffers]	7-45	[(b) Usage · Procedure for reading and releasing buffers]
	[Example of reading and releasing a buffer]		[Example of reading and releasing a buffer]
	(1) Read the BUFID register		(1) Read the BUFID register
	(2) Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of		(2) Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of
	received words.		received words.
	(3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the		(3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired
	acquired buffer starts.		buffer starts.
	The individual bits of the address where the acquired buffer starts are		The individual bits of the address where the acquired buffer starts are configured as
	configured as follows.		follows.
	[31:27]: 00001b		[31:27]: 00001b
	[26:19]: Equivalent to the bits [15:8] in the BUFID		[26:18]: Equivalent to the bits [15:7] in the BUFID
	([26] of the start address is always 1; [25:19] are LLID[6:0])		[17:11]: Equivalent to the bits [6:0] in the BUFID
	[18:11]: Equivalent to the bits [7:0] in the BUFID (always 0)		[10: 0]: Always 0
	[10: 0]: Always 0		(4) After using the buffer, specify the start address as an argument and issue the buffer
	(4) After using the buffer, specify the start address as an argument and issue the		release function call to release the buffer.
	buffer release function call to release the buffer.		

No.4-12 7.4.1.4 MAC DMA Controller, (2) DMA for the Reception MAC

The description modified

	V10.00	V11.00				
Page	Description	Page	Revised Description			
7-45	[(c) List of hardware function calls]	7-46	[(c) List of hardware function calls]			
	If an argument of a hardware function call is invalid, an invalid system call error code is		If an argument of a hardware function call is invalid, an invalid system call error code is returned in			
	returned in the return value register, R0.		the return value register, R0.			
	Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the		If an error occurs while the hardware function call is running, an interrupt is generated.			
	hardware function call is running leads to the return of an exception code in the return					
	value register R0.					
1						

No.4-13 7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC

The description modified

	V10.00	V11.00				
Page	e Description		Revised Description			
7-50	[(d) List of hardware function calls]	7-51	[(d) List of hardware function calls]			
	If an argument of a hardware function call is invalid, an invalid system call error code is		If an argument of a hardware function call is invalid, an invalid system call error code is returned in			
	returned in the return value register, R0.		the return value register, R0.			
			If an error occurs while the hardware function call is running, an interrupt is generated.			

No.4-14 7.4.1.4 MAC DMA Controller, (3) DMA for the Transmission MAC

The description modified

			V10.00		V11.00				
Page	Page Description			Page	Revised Description				
7-50	7-50 [(d) List of hardware function calls, Table 7.11 HWFNC_MACDMA_TX_Errstat]		7-52	[(d) List of h	hardware fu	nction calls, Table 7.11 HWFNC_MACDMA_TX_Errstat]			
	R0[1:0]	Result	[0]: Memory Access Violation [1]: Memory Access Timeout		R0[1:0]	Result	 [0]: Memory Access Violation Access to the buffer that is not acquired The number of transfer bytes is not correct The start address of the descriptor is not on a 64-bit boundary. [1]: Memory Access Timeout The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) Releasing the buffer automatically is failed 		



No.4-15 7.4.1.5 Buffer RAM DMA Controller, (2) DMA

Transfer The description modified

	V10.00	V11.00				
Page	Description	Page	Revised Description			
7-52	[(d) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.	7-54	[(d) List of hardware function calls] If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads HWFNC_Direct_Memory_Transfer and HWFNC_Direct_Memory_Replace to return an exception to the return value register R0, whereas it leads HWFNC_INTBUFF_DMA_Start and HWFNC_INTBUFF_DMA_Start (Descriptor) to generate an interrupt.			

No.4-16 7.4.1.5 Buffer RAM DMA Controller, (2) DMA Transfer

The description on argument registers, modified

		V10.00		V11.00							
Page		Description	ı	Page	Revised Description						
	[(d) List of h Argument regis	ardware function calls] sters		7-52	[(d) List of hardware function calls, Table 7.12 HWFNC_Direct_Memory_Transfer] Argument registers						
	R4[31:0]	Address where <mark>the destination area</mark> for transfer starts	Specifies the address where <mark>the</mark> destination area for transfer starts.		R4[31:0]	Address where <mark>the source area</mark> for transfer starts	Specifies the address where the source area for transfer starts.				
	R5[31:0]	Address where <mark>the source area</mark> for transfer starts	Specifies the address where the source address for transfer starts.		R5[31:0]	Address where <mark>the destination area</mark> for transfer starts	Specifies the address where the destination area for transfer starts.				

No.4-17 7.4.2 Interrupts

The condition to generate an MACDMA transmission error interrupt, that is related to operations for transmission, modified

		V10	0.00		V11.00					
Page			Description	Page	Revised Description					
7-56	[Table 7.16 Interrupts Related to Operations for Transmission]			7-58	[Table 7.16 Interrupts Related to Operations for Transmission]					
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts		Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts			
	MACDMA transmission error interrupt	INTETHTXDERR	This interrupt is generated when the address field of a descriptor is outside the range of the buffer, the number of bytes for transfer is invalid, or a descriptor is not set to start on a 64-bit boundary. Modify the settings of the transmission descriptor for retransmission.		MACDMA transmission error interrupt	INTETHTXDERR	This interrupt is generated, when an error occurs while the transmission MAC DMA is operating. As there are several error sources, HWFNC_MACDMA_TX_Errstat is used to obtain the error source. Modify the settings of the transmission descriptor for retransmission.			
			Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.				Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.			

No.4-18 7.4.2 Interrupts

The buffer RAM area access error was added to interrupts related to other operations

		V10	0.00		V11.00				
Page			Description	Page		R	evised Description		
7-58	[Table 7.18 Interrupts Related to Other Operations]				[Table 7.18 Interrupts Related to Other Operations]				
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts		Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts		
	N/A				Buffer RAM area access error	INTBRAMERR	This interrupt is generated, if the buffer that is not acquired by the CPU is accessed. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.		

RENESAS TECHNICAL UPDATE TN-RIN-A027A/E

No.4-19 7.5 Notes

Notes regarding transmission in cut-through mode and transmission and reception of jumbo frames were added.

	V10.00	V11.00				
Page	Description	Page	Revised Description			
-	[7.5.5 Transmitting Data in Cut-Through Mode] N/A	7-87	[7.5.5 Transmitting Data in Cut-Through Mode] Setting the SF bit (b29) of the TX Mode register (GMAC_TXMODE) to 0 may lead to generation of an unexpected TX FIFO underflow interrupt. To avoid this, always set this bit to 1 (Store & Forward mode).			
	[7.5.6 Jumbo Frames] N/A		[7.5.6 Jumbo Frames] This product does not support transmission and reception of frames exceeding 1,518 bytes, i.e. jumbo frames.			

No.4-20 9.7 Memory Access Timing Examples

"STCSZn" was modified to "CSZn".

	V10.00	V11.00				
Page	Description	Page	Revised Description			
9-17	[9.7 Memory Access Timing Examples]	9-17	[9.7 Memory Access Timing Examples]			
to	The concerned signal name is "STCSZn" in the charts below.	to	The concerned signal name is aligned to "CSZn" in the charts below.			
9-24	Figure 9.8 SRAM Read Cycles	9-24	Figure 9.8 SRAM Read Cycles			
	Figure 9.9 SRAM Read Cycles (with Wait Settings)		Figure 9.9 SRAM Read Cycles (with Wait Settings)			
	Figure 9.10 SRAM Read Cycles (External Wait Insertion)		Figure 9.10 SRAM Read Cycles (External Wait Insertion)			
	Figure 9.11 SRAM Write Cycles (with No Wait)		Figure 9.11 SRAM Write Cycles (with No Wait)			
	Figure 9.12 SRAM Write Cycles (with Wait States)		Figure 9.12 SRAM Write Cycles (with Wait States)			
	Figure 9.13 SRAM Write Cycles (External Wait Insertion)		Figure 9.13 SRAM Write Cycles (External Wait Insertion)			
	Figure 9.14 PageROM Read Cycles (Single Transfer)		Figure 9.14 Page ROM Read Cycles (Single Transfer)			
	Figure 9.15 PageROM Read Cycles (Four Burst Transfer)		Figure 9.15 Page ROM Read Cycles (Four Burst Transfer)			


No.4-21 9.7 Memory Access Timing Examples

The number of address setup waits in the SRAM write cycles was corrected.

	V10.00	V11.00			
Page	Description	Page	Revised Description		
9-20	[Figure 9.11 SRAM Write Cycles (with No Wait)] BSC : SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle), DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (no wait)	9-20	[Figure 9.11 SRAM Write Cycles (with No Wait)] BSC : SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle), DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (1 wait cycle)		

No.4-22 11.1 Memory Maps

The instruction RAM area was modified to the instruction RAM mirror area.





No.4-23 11.1 Memory Map

Note regarding the instruction RAM mirror area was

	V10.00					V11.00			
Page	Description	Page	Page Revised Description						
11-3	[11.1 Memory MAP] Notes 1. This is only provided in the R-IN32M3-CL. 2. This is only provided in the R-IN32M3-EC. 3. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see the memory map of the R-IN32M3 Series User's Manual.	11-4	2. 1 3. 1 4. 1	This is o This is o The uppe area to th For detai The addr occurs w	nly provi nly provi er 52 Kby he synch ils, see th resses of vill chang see sectio	ronous burst memory co the memory map of the R the instruction RAM min the according to the select	al registers area covers ontroller control registe -IN32M3 Series User's N rror area (768 Kbytes) w sted boot mode, as shov	lanual.	



No.4-24 11.2.5 Control Registers, (2) HOSTIF Bus Control Register (HIFBCC)

The instruction RAM area was modified to the instruction RAM mirror area.

V10.00								V11.00						
Page				Description			Page	Page Revised Description						
11-17	7 [(2) HOSTIF Bus Control Register (HIFBCC)] 11			11-17	[(2) HOSTIF	Bus C	ontrol Regis	ster (HIF	BCC)]					
	Bit Position	Bit Name	Description	า				Bit Position	Bit Na	me	Descripti	on		
	1	RBUFON1	0: Advan	r disables advance rea ice reading is disabled ice reading is enabled.		n RAM area.		1	RBUF	ON1	0: Adva	or disables advance re ance reading is disable ance reading is enable	ed.	n RAM mirror area.
11-18	[Table 11.7 Address Range for which Advance Reading and Page ROM Reading are Selectable]					11-18	[Table 11.7 Address Range for which Advance Reading and Page ROM Reading are Selectable]							
			Address	Range	Related E	nable Bits					Address	Range	Related E	nable Bits
	Target Macro MP		J Space	Internal AHB Space	Advance Reading	Page ROM		Target Macro	0	MPU Spa	ace	Internal AHB Space	Advance Reading	Page ROM
	Instruction R	-	FFFFH to 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1		Instruction RAM mirror area		0B FFFF to 00 0000		000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1

No.4-25 11.2.5 Control Registers (2) HOSTIF Bus Control Register (HIFBCC)

Caution regarding access to the instruction RAM mirror area while advance reading is enabled, added

V10.00			V11.00				
Page	Description	Page	Revised Description				
11-18	[(2) HOSTIF Bus Control Register (HIFBCC)]	11-18	[(2) HOSTIF Bus Control Register (HIFBCC)]				
	Caution: Some areas cannot be read in advance depending on the target macro even if advance reading is enabled.		 Cautions 1. Some areas cannot be read in advance depending on the target macro even if advance reading is enabled. If the last 16-byte area of the instruction RAM mirror area is read while advance reading is enabled, this will lead to assertion of the HERROUTZ pin. 				



No.4-26 11.2.5 Control Registers, (4) HOSTIF page ROM control register (HIFPRC)

The instruction RAM area was modified to the instruction RAM mirror area.

	V10.00				V11.00			
Page			Description	Page			Revised Description	
11-20	[(4) HOSTIF page ROM control register (HIFPRC)]			11-20	[(4) HOSTIF	page ROM cor	ntrol register (HIFPRC)]	
	Bit Position	Bit Name	Description		Bit Position	Bit Name	Description	
	1	PAGEON1	Page ROM reading of the instruction RAM area is set up. 0: SRAM reading 1: Page ROM reading		1	PAGEON1	Page ROM reading of the instruction RAM mirror area is set up. 0: SRAM reading 1: Page ROM reading	
			1: Page ROM reading					

No.4-27 12.3 Connection with Serial Flash ROM

The names of R-IN pins in Figure 12.1 were modified

	V10.00			V11.00			
Page	Page Description			Page	Revised Description		
12-12	12-12 [Figure 12.1 Connection with Serial Flash ROM]			12-12	[Figure 12.1 Connection with Serial Flash ROM]		
	R-IN32M3 SMCSZ SMSCK SMSO SMSI	/S (Serial flash ROM (/CS) (CLK) (IO0) (IO1)		R-IN32M3 SMCSZ (P17) SMSCK (P14) SMSO (P16) SMSI (P15) C (CLK) Serial flash ROM D (IO0) Q (IO1) C (IO1)		

No.4-28 13.1.1 Overview

Description of Skipping was modified.

	V10.00	V11.00		
Page	Description	Page	Revised Description	
13-2	[13.1.1 Overview]	13-2	[13.1.1 Overview]	
	 Skipping A continuous access size and separation access size can be set respectively for the area for access in DMA transfer. After access to a set size for continuous access, the set separation access size can be skipped before access to the next address. 		 Skipping A continuous access size and skip space size can be set respectively for the areas for access in DMA transfer. After access to a set size for continuous access, the set skip space size can be skipped before access to the next address. 	

No.4-29 13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)

Note regarding external DMA transfer request inputs that are selected as DMA transfer trigger sources was added.

		V10.00		V11.00				
Page	Description				Revised Description			
13-85	3-85 [13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)]		13-85	[13.4.6 DMA Trigger Source Selection Registers (DTFRn, RTDTFR)]				
	IFCn6-IFCn0	Selection of a DMA Transfer Trigger Source			IFCn6-IFCn0	Selection of a DMA Transfer Trigger Source		
	01H	DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective.)			01H	DMAREQZ0 pin (DMA transfer request) input Note		
	02H	02H DMAREQZ1 pin (DMA transfer request) input (Only the setting			02H	DMAREQZ1 pin (DMA transfer request) input Note		
	03H	Of the DIFK1 register is effective.)				RTDMAREQZ0 pin (DMA transfer request) input Note		
	[13.4.6 DMA Trigg N/A	ger Source Selection Registers (DTFRn, RTDTFR)]		-	Note: External I RTDMARI correspor DMAREQ DMAREQ	ger Source Selection Registers (DTFRn, RTDTFR)] DMA transfer request inputs (inputs on the DMAREQZ0, DMAREQZ1, and EQZ pins) can be individually set as DMA transfer trigger requests with the nding registers listed below. Z0 pin: DTFR0 register Z1 pin: DTFR1 register EQZ pin: RTDTFR register		




No.4-30 13.6 Interrupt Output

The column "Switch between Pulse Output and Interrupt Output", deleted.

_			V10.00					V1	1.00		
;						Page					
)	[Table 13.9 General DMA Controller Interrupt Output] 13					13-89	.89 [Table 13.9 General DMA Controller Interrupt Output]				
	Interrupt Signal	pt Signal Interrupt Source Mask Output and Interrupt Mask		Interrupt Signal	Interrupt Source The DMA transaction is completed.	Interrupt Detection Mask CHCFGn register DEM = 1	Interrupt Output Ma CHSTATn. INTM = 1				
	INTDMAn	The DMA transaction is completed.	CHCFGn register DEM = 1	DCTRL register LVINT = 0: Pulse	CHSTATn. INTM = 1			An invalid descriptor is read in link mode.	DIM in the header = 1		
		An invalid descriptor is read in link mode.	DIM in the header =	output LVINT = 1: Level			INTDMEERR	An error response is returned in response to a transfer request issued by	— (Not available)	— (Not available)	
	INTDMEERR An error response is — (Not available) Output — (Not available) a transfer request issued by the master interface.					the master interface.					
		intenace.									
	[Table 13.10 Int	cerrupt Output of DMA	A Controller for Rea	al-Time Ports]		-	[Table 13.10 In	terrupt Output of DMA Co	ontroller for Real-Time P	orts]	
-	[Table 13.10 Int		A Controller for Rea	- Switch between Pulse		-	[Table 13.10 Interrupt Signal	terrupt Output of DMA Co	ontroller for Real-Time Pa	-	
-	[Table 13.10 Int		A Controller for Rea	-	Interrupt Output Mask				Γ	Interrupt Output M RTCHSTAT. INTM = 1	
-		errupt Output of DMA	Interrupt Detection	Switch between Pulse Output and Interrupt			Interrupt Signal	Interrupt Source The DMA transaction is	Interrupt Detection Mask RTCHCFG register DEM =	Interrupt Output M	
-	Interrupt Signal	Interrupt Output of DMA	Interrupt Detection Mask RTCHCFG register	Switch between Pulse Output and Interrupt Output	Mask RTCHSTAT.		Interrupt Signal	Interrupt Source The DMA transaction is completed. An invalid descriptor is read in link mode.	Interrupt Detection Mask RTCHCFG register DEM = 1	Interrupt Output M	
-	Interrupt Signal	Interrupt Output of DMA Interrupt Source The DMA transaction is completed. An invalid descriptor is read in link mode.	Interrupt Detection Mask RTCHCFG register DEM = 1	Switch between Pulse Output and Interrupt Output RTDCTRL register LVINT = 0: Pulse output	Mask RTCHSTAT.		Interrupt Signal	Interrupt Source The DMA transaction is completed. An invalid descriptor is read in link mode. An error response is	Interrupt Detection Mask RTCHCFG register DEM = 1 DIM in the header = 1	Interrupt Output M RTCHSTAT. INTM = 1	

No.4-31 17.4.2 Master/Slave Connections [1/2]

Diagram of connections between one master and one slave was modified.





No.4-31 17.4.2 Master/Slave Connection [2/2]

Diagram of connections between one master and two slaves was modified, CSIH pin names were changed, and the CSIHnTSSI pin was deleted.

	V10.00		V11.00		
Page	Description	Page	Revised Description		
17-38	[(2) One master and two slaves] The following figure illustrates the connections between an R-IN32M3 as a master and two slaves. In this example, an R-IN32M3 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input CSIHnTSSI of the slave.	17-38	[(2) One master and two slaves] The following figure illustrates the connections between an R-IN32M3 as a master and two slaves. In this example, an R-IN32M3 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input SSI of the slave.		
	R-IN32M3 CSIHnTSCK (out) CSIHnTSO CSIHnTSO CSIHnTSI CSIHnTSI CSIHnTCSS0 CSIHnTCSS1 CSIHnTCSS1 CSIHnTCSS1 CSIHnTCSS1 CSIHnTSCK (in) CSIHnTCSS1 CSIHnTCSS1 CSIHnTSS1 CSIHnTSCK (in) CSIHnTSSI CSIHnTSS1 CSIHNTSS1 CSIHNTSS1 CSIHNTSS1 CSIHNTSS1		R-IN32M3 (master) CSISCKn (out) CSISOn CSISIN CSISIN CSICSn0 CSICSn0 CSICSn1 Slave 1 Slave 1 Slave 1 Slave 1 Slave 1 Slave 2 Slave 2		
17-39	Figure 17.5 Connection between One Master and Two Slaves The default chip select level is active low. In other words, when the slave select input signal (CSIHnTSSI) of a slave is at the low level, that slave is selected as a CSIH slave (and enabled). However, to use a chip select signal (CS) for another device, programming that sets the chip select signal output level to active high is possible. If a slave is not selected, it will neither receive nor transmit data. In addition, its output CSIHnTSO is set to input mode in order to avoid interference with the output of another slave that was selected. [(3) CSIHnTSO output control] The CSIH can output CSIHnTSO when all of the following conditions are satisfied: • The CSIH is enabled (CSIHnCTL0.CSIHnPWR = 1).	17-39	Figure 17.5 Connection between One Master and Two Slaves The default chip select level is active low. In other words, when the slave select input signal (SSI) of a slave is at the low level, that slave is selected as a CSIH slave (and enabled). However, to use a chip select signal (CS) for another device, programming that sets the chip select signal output level to active high is possible. If a slave is not selected, it will neither receive nor transmit data. In addition, its output MISO is set to input mode in order to avoid interference with the output of another slave that was selected. [(3) CSISOn output control] The CSIH can output CSISOn when all of the following conditions are satisfied: • The CSIH is enabled (CSIHnCTL0.CSIHnPWR = 1).		
	 The CSIH is operated in transmit-only or transmit/receive mode (CSIHnCTL0.CSIHnTXE = 1). By using this function, signal congestions on the external CSIHnTSO signal line can be avoided. 		 The CSIH is operated in transmit-only or transmit/receive mode (CSIHnCTL0.CSIHnTXE = 1). By using this function, signal congestions on the external CSISOn signal line can be avoided. 		

No.4-32 18.3 Registers (6) IICBn high-level width setting register (IICBnWH)

Generation timing of t_{SU:STA} was modified and t_{HD:DAT} was added in the timing chart.

		V10	.00				V1	11.00	
Page		[Description		Page 18-13		Rev	vised Description	
18-13	Table 18.4 Conditions for Generating Serial Output Timing					Table 18.	4 Conditions for Generating Seri	ial Output Timing	
	Symbol	Description	Standard Mode	Fast Mode		Symbol	Description	Standard Mode	Fast Mode
	t _{HD:STA}	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK		thd:sta	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK
	t∟ow	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK		t _{LOW}	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK
	t _{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK		t _{HIGH}	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK
	t _{SU:STA}	Start condition setup time	IICB0WL / PCLK	IICB0W <mark>L</mark> / PCLK		t _{SU:STA}	Start condition setup time	IICB0WL / PCLK	IICB0W <mark>H</mark> / PCLK
	tsu:sto	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK		tsu:sto	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK
	t _{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICBOWL / PCLK		t _{BUF}	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICBOWL / PCLK
	t _{HD:DAT}	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK		thd:dat	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK
	SCLn - - SDAn				_	SCLn SDAn	t _{LOW}	t _{HD:DAT}	

No.4-33 18.6.1 Single Transfer Mode (3) Example of communications in single transfer mode (slave reception)

Unnecessary bit was deleted from <5> Data reception completion processing.

	V10.00	V11.00		
Page	Description	Page	Revised Description	
18-41	 [<5> Data reception completion processing] Set the IICBnCTL0.IICBnSLWT bit to 1 and the IICBnCTL0.IICBnSLAC bit to 0. Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK. 	18-41	 [<5> Data reception completion processing] Set the IICBnCTL0.IICBnSLAC bit to 0. Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK. 	

No.4-34 21.7 System Protect Command Register (SYSPCMD)

Supplementary information was added to caution on operation after completion of writing to the system protect command register.

	V10.00		V11.00
Page	Description	Page	Revised Description
21-7	[21.7 System Protect Command Register (SYSPCMD)]	21-7	[21.7 System Protect Command Register (SYSPCMD)]
	Cautions 1. A value is not written to the register in steps <1>, <2> and <3>. 2. Be sure to clear this bit to 0 after the completion of writing to an applicable register.		 Cautions 1. A value is not written to the register in steps <1>, <2> and <3>. 2. Be sure to clear this bit to 0 (setting for protection) after the completion of writing to an applicable register.

No.4-35 22. Debugging

The recommended in-circuit emulator (ICE), modified

	V10.00	V11.00		
Page	Description	Page	Revised Description	
22-1	[22. Debugging)] The recommended in-circuit emulators (ICE) to be connected to an R-IN32M3 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA from Yokogawa Digital Computer Corporation.	22-1	[22. Debugging] The recommended in-circuit emulators (ICE) to be connected to an R-IN32M3 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA II from DTS INSIGHT Corporation.	

No.5-1 12. Serial Flash ROM Connection Pins

The names of R-IN pins were modified in the connection example.

	V3.00	V4.00			
Page	Description	Page	Revised Description		
37	[Figure 12.1 Connection Example with Serial Flash ROM]	37	[Figure 12.1 Connection Example with Serial Flash ROM]		
	R-IN32M3 SMCSZ (P17) SMSCK (P14) SMSI (P15) SMSO (P16) SMSO (P16)		R-IN32M3 SMCSZ (P17) SMSCK (P14) SMSO (P16) SMSI (P15) SMSI (P15)		



No.5-2 17. CSIH Pins

A section was newly added.

	V3.00	V4.00			
Page	Description	Page	Revised Description		
-		42	[17. CSIH Pins] Newly added 17. CSIH Pins Examples of connections of an R-IN32M3 with a CSI master and slave are given below. 17.1 One Master and One Slave The following figure illustrates the connections between one master and one slave. Image: CSISCKn (out) Image: CSISCKn (out) Image: CSISCKn (in) Image: CSISCKn (ini) Image: CSISCKn (out) Image: CSISCKn (ini) Image: CSISCKn (ini) Image: CSISCKn (ini)		

No.5-3 22.4 BSCAN Non-Supported Pins Non-supported

pins were added.

	V3.00	V4.00				
Page	Description	Page	Revised Description			
49	[Table 21.1 List of BSCAN Non-Supported Pins]	50	[Table 22.1 List of BSCAN Non-Supported Pins]			
	R-IN32M3-EC XT1 XT2 PONRZ : LX EXTRES		R-IN32M3-EC XT1 XT2 PONRZ : LX EXTRES FB PO_SD_N P1 SD N			

No.5-4 22.6 Notes on Using BSDL

A section was newly added.

	V3.00	V4.00				
Page	Description	Page	Revised Description			
-	N/A	51	[22.6 Notes on Using BSDL] When the BSDL file is used, the control cell that is not used on the BSDL may cause the following errors. When the error occurs, treat it as a pseudo error. Error log <partially excerpted="">: Error, Line 1112, Control cell 236 does not enable any driver. Error, Line 1112, Control cell 238 does not enable any driver. Error, Line 1112, Control cell 240 does not enable any driver. Error, Line 1112, Control cell 242 does not enable any driver. Error, Line 1112, Control cell 244 does not enable any driver. Error, Line 1112, Control cell 246 does not enable any driver.</partially>			

No.5-5 25. Thermal Design

Section title was modified.

	V3.00	V4.00		
Page	Description	Page	Revised Description	
53	[24 Guide to Design] 24 Guide to Thermal Design This section describes the thermal characteristics of the R-IN32M3, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M3-EC incorporates an Ethernet PHY module, large-capacity memory, and a regulator, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.		[25.Thermal Design] 25 Thermal Design This section describes the thermal characteristics of the R-IN32M3, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M3-EC incorporates an Ethernet PHY module, large-capacity memory, and a regulator, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.	

No.5-6 26. Countermeasure for Noise

Description on stopping clock output as a countermeasure for noise was added.

V3.00		V4.00			
Page	Description	Page	Revised Description		
-	N/A	64	[26. Countermeasure for Noise] Newly added 26.1 Stopping Clock Output If the BUSCLK pin is not in use, output on the pin from an R-IN32M3 can be stopped. See section 2.2.2, Clock Control Registers (CLKGTD0, CLKGTD1) in the <i>R-IN32M3 Series User's Manual: Peripheral Modules</i> regarding control of the GCBCLK bit in the CLKGTD0 register, which enables or disables output from the BUSCLK pin.		



No.6-1 1.2 Development Environment

The information on the recommended in-circuit emulator was changed.

			V5.00						V6.00		
Page	Page Description				Page			Revised Desc	ription		
2	[Table 1.1	List of Software De	evelopment Tools (T	ool Chain)]		2	[Table 1.1	List of Software De	evelopment Tools (To	ool Chain)]	
	Tool Chain	IDE	Compiler	Debugger	ICE		Tool Chain	IDE	Compiler	Debugger	ICE
		μVision V5.18.0.0 (ARM)	μVision V5.18.0.0 (ARM)	μVision V5.18.0.0 (ARM)	ULINK2 ULINKpro (ARM)		Keil	µVision V5.18.0.0	µVision V5.18.0.0	μVision V5.18.0.0	ULINK2 ULINKpro
	GNU	INU - Sourcery G++ Lite for ARM EABI microVIEW-PLUS adviceLUNA 2.03-00 2012.09-63 (Yokogawa Digital 2012.09-63 (Yokogawa Digital (Yokogawa Digital (Mentor Graphics) Computer)		MDK-Arm GNU	(Arm) -	(Arm) Sourcery G++ Lite for ARM EABI 2012.09-63	(Arm) microVIEW-PLUS Ver.5.11PL3 (DTS INSIGHT	(Arm) adviceLUNA 2.03-00 (DTS INSIGHT Corporation)			
	IAR	Embedded Workbench for ARM V6.60.1 (IAR Systems)	Embedded Workbench for ARM V6.60.1 (IAR Systems)	Embedded Workbench for ARM V6.60.1 (IAR Systems)	I-jet JTAGjet-Trace-CM (IAR Systems)		IAR	Embedded Workben (IAR Systems)	(Mentor Graphics) ch for Arm (Please use th	Corporation) e latest version)	I-jet JTAGjet-Trace-CM (IAR Systems)




No.6-2 3.2.1 Memory Maps

Note regarding the instruction RAM mirror area was


	V5.00					V	6.00	
age	Description	Page				Rev	ised Description	
11	[3.2.1 Memory Map] N/A	11	[3.2.1 Memory Maps] Note: The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occ will change according to the selected boot mode. For details, see section 5.3, Memory MA Each Boot Mode, in the R-IN32M3 Series User's Manual: Peripheral Modules.					ee section 5.3, Memory MAP i
12	[3.2.1 Memory Map] N/A	12	Note:	will change	ses of accore	ding to the selected) where access actually occu see section 5.3, Memory MAP heral Modules.
	[3.2.1 Memory Map] N/A	15	Note: T v s	vill change ection 5.3,	ses of t accord Memor	ing to the selected	boot mode, as shown in t ot Mode, and section 4, Bu	where access actually occurs he table below. For details, se us Architecture, in the
			-	BOOT1 B 0 0 0 1 1 0 1 1		Boot Mode External memory boo External serial flash ROM boot External MCU boot Instruction RAM boot	Reserved Instruction RAM area	a Remarks External MCU interface is disabled Access disabled — Enabled only for debugging
16	[3.2.1 Memory Map] N/A	16, 17	Note:	will change section 5.3, R-IN32M3 S	ses of t accord Memoreries U Boot Exter ROM Exter	ling to the selected	boot mode, as shown in th t Mode, and section 4, Bu	where access actually occurs the table below. For details, see s Architecture, in the Remarks External MCU interface is disabled Access disabled — Enabled only for debugging




Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.




Locations of "Instruction RAM area" and "Instruction RAM mirror area" were corrected.






No.6-4 3.2.1 Memory Maps [1/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



No.6-4 3.2.1 Memory Maps [2/2]

"Instruction RAM area" was corrected to "Instruction RAM mirror area".





No.6-5 6.4.1 Initialization of IIC Controller

Timing setting values were modified and supplementary information was added.

	V5.00	V6.00				
Page	Description	Page	Revised Description			
35	[(4) Function] This function makes initial settings for the IIC controller of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1. • IIC clock setting > Fast mode: 400 kHz • IIC timing setting > Stop and start interval : 80×PCLK > Setup cycles Start condition : 80×PCLK Write data : 2×PCLK > Hold cycles Start condition : 45×PCLK Data : 80×PCLK Write data : 0×PCLK Remark: The IIC clock setting "400 kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, refer to the R-IN32M4 Series User's Manual; Peripheral Modules.	36	[(4) Function] This function makes initial settings for the IIC controller of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1. • IIC clock setting > Fast mode: 400 kHz • IIC timing setting > Stop and start interval : 130 × PCLK cycle (ns) SCL low-level width : 130 × PCLK cycle (ns) SCL high-level width : 116 × PCLK cycle (ns) S Setup cycles Start condition : 116 × PCLK cycle (ns) Start condition : 116 × PCLK cycle (ns) Data : 32 × PCLK cycle (ns) Data : 32 × PCLK cycle (ns) Data : 32 × PCLK cycle (ns) Remarks 1. The IIC clock setting "400 kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, refer to the R-IN32M3 Series User's Manual: Peripheral Modules. 2. PCLK cycle = 10 ns			

No.6-6 6.5.5 Confirmation of Received Data (for Slave)

The description was corrected. (Tx mode \rightarrow Rx mode)

V5.00			V6.00				
Page	Page Description		Revised Description				
46	[(4) Function]	47	[(4) Function]				
	When the selected CSI controller is in Rx mode, the return value is presence of CSI received data. When the CSI controller is in master mode, ER_ NOTYET (no received data) is always returned because received data is not stored. ER_PARAM is returned if the channel selection argument is not 0 or 1. If the CSI controller is not in Tx mode, ER_INVAL (mode error) is returned.		When the selected channel is in Rx mode, the return value is presence of CSI received data. When the CSI controller is in master mode, ER_ NOTYET (no received data) is always returned because received data is not stored. ER_PARAM is returned if the channel selection argument is not 0 or 1. If the CSI controller is not in Rx mode, ER_INVAL (mode error) is returned.				

No.6-7 6.9 CAN Control

The section on the CAN control was added.

	V5.00	V6.00			
Page	Description	Page	Revised Description		
-	N/A	57 to 76	[6.9 CAN Control]The following sections were added.6.9.1 Enabling CAN controller6.9.2 Initialization of CAN Controller6.9.3 Forced Termination of CAN Controller6.9.4 Acquisition of CAN Operating Mode6.9.5 Setting CAN Operating Mode6.9.6 Acquisition of CAN Reception Data (CANID, Data, DLC)6.9.7 Acquisition of CAN Reception Data (Data, DLC)6.9.8 Setting CAN Transmission Data (CAN_ID, Data, DLC)6.9.9 Setting CAN Transmission Data6.9.10 Request of CAN Data Transmission6.9.11 Acquisition of Reception Buffer Number of CAN Data6.9.13 Acquisition of CAN Cannel Status6.9.14 Clearing CAN Channel Status6.9.15 Acquisition of CAN Bus Status		

No.7-1 3. Specified Parts and Recommended Parts

One zener diode, added

		V1.01			V1.02					
Page		Description	1	Page		Revised Descrip	tion			
4	[Table 3.1 Recommended Parts]		4	[Table 3.1 Recommended Parts]						
	Product Name	Model Name ^{Note1}	Manufacturer		Product Name	Model Name ^{Note1}	Manufacturer			
	Filter	MCT7050-A401	Sinka Japan Co.,Itd.		Filter	MCT7050-A401	Sinka Japan Co., Itd.			
	RS485 transceiver	SN75ALS181NS	Texas Instruments Japan, Inc.		RS485 transceiver	SN75ALS181NS	Texas Instruments Japan, Inc.			
	Zener diode	RD6.2Z	Renesas Electronics.		Zener diode	RD6.2Z	Renesas Electronics.			
						STZU6.2NT146	ROHM Co., Ltd.			

No.7-2 5. CC-Link Remote Device Station Pins

The function of the IOTENSU pin, Low fixed, was

	V1.01					V1.02				
Page	Page Description				Page		Revised	d Description		
6	[Table 5.1 Correspon Series Pins]	dence between CC-Link	Remote Dev	vice Station Pins and R-IN32M3	6	[Table 5.1 Correspond Series Pins]	lence between CC-Lin	ik Remote De	evice Station Pins and R-IN32M3	
	CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description		CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description	
	IOTENSU	CCS_IOTENSU	P22	Initial setting pin		IOTENSU	CCS_IOTENSU	P22	Initial setting pin <mark>(Low fixed)</mark>	
8	[Table 5.2 Correspon Pins]	dence between CC-Link	Remote Dev	vice Station Pins and R-IN32M4-CL2	8	[Table 5.2 Correspond R-IN32M4-CL2 Pins]	lence between CC-Lin	ik Remote De	evice Station Pins and	
	CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description		CC-Link Pin Name	R-IN32M4-CL2 Pin	Shared Port	Description	
	IOTENSU	CCS_IOTENSU	P22	Initial setting pin			Name			
						IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)	

No.7-3 6.1 Setting the Number of Occupied Stations

Caution on the IOTENSU pin, modified

V1.01				V1.02
Page		Description	Page	Revised Description
9 [6.1 Setting the Number of Occupied Stations]		9	[6.1 Setting the Number of Occupied Stations]	
		When the IOTENSU terminal is set to "H," the number of I/O points is fixed at 32, regardless of the Number of Occupied Stations setting.		Caution: Fix the IOTENSU pin to the low level. Setting the pin to the high level is prohibited.

No.7-4 14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks

Answer updated and items added

V1.01			V1.02			
Page	Description		Page	Revised Description		
72	[14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks]		72	[14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks]		
	Question An	nswer			Question	Answer
	number the We are planning to fix the station number no instead of using a rotary switch. Does this the	Station number setting is mandatory. This is because if ne customer cannot set the station number freely, it may ot be possible to configure a system. is, however, all right to use dip switches or software rocessing instead of a rotary switch.		2	Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems?	According to the CC-link standard, the station number should be freety configurable.
	connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.)	is all right to layout the connector as you like.		3	Could the station number be set by software?	There is no register to set the station number directly. Station number is set by pin setting of "station number setting switch input terminal (CCS_STATION_NO_0-CCS_STATION_NO_7)". When no switch is mounted, it is possible to set the
	form. Can we decide the following as we pa like? [1] [1] The shape, layout, color, and size of the LEDs be	[3] Any design can be used for the switches.				station number by connecting the pins of "station number setting switch input terminal" to any general-purpose ports and setting the station number from the general-purpose port by software. After setting the station number, the reset of CC-Link block should be released.
	the use of Conbicon connectors made by dis			<mark>4</mark>	We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.)	It is all right to layout the connector as you like.
	S-3011A switches made by Copal.)			5	There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)	There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.

