To our customers,

## Old Company Name in Catalogs and Other Documents

On April $1^{\text {st }}, 2010$, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April ${ }^{\text {st }}, 2010$
Renesas Electronics Corporation

## Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
RenesasTechnology Corp.

| Product <br> Category | MPU\&MCU | Document <br> No. | TN-740-A109A/E | Rev. | 1.00 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| Title | Revision of Serial I/O2 Specification <br> in 7542 Group Datasheet | Information <br> Category | Technical Notification |  |  |

As for the 7542 Group Datasheet, the Specification for Serial I/O2 is revised as shown below.
Please confirm the contents of revision.
<Contents of revision>
In the 7542 Group, the output structure of the TxD2 pin is CMOS output only.
The N-channel open-drain output of the TxD2 pin is not available.
Accordingly, we revise the Datasheet [Rev.2.06] by eliminating the description of the $N$-channel open-drain output of the TxD2 pin in Serial I/O2, and release it as Rev.3.00.
<Revised Page in the Datasheet>
Refer to the attached document "Revised Page in 7542 Group Datasheet."

## Attachment: Revised page in 7542 Group Datasheet

## 7542 Group Datasheet Rev. 2.06 page 20 of 123


(6) Port $\mathrm{PO}_{6}$

(7) Port $\mathrm{PO}_{7}$


Fig. 20 Block diagram of ports (1)

## 7542 Group Datasheet Rev. 2.06 page 44 of 123

## Serial I/O

The 7542 Group has Serial I/O1 and Serial I/O2. Except that Serrat I/O1 has the bus collision detection function and the TxD2 output structure for Serial I/O2 is CMOS only, they have the same function - Serlat $1 / 01$

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

Description of TxD2 output structure in Serial I/O2 added.

## (1) Clock Synchronous Serial I/O1 Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6) to "1".
For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.


Fig. 52 Block diagram of clock synchronous serial I/01


Notes 1: As the transmit interrupt (TI), which can be selected, either when the transmit buffer has emptied (TBE=1) or after the transmit shift operation has ended (TSC=1), by setting the transmit interrupt source selection bit (TIC) of the serial I/O1 control register.
2: If data is written to the transmit buffer register when TSC=0, the transmit clock is generated continuously and serial data is output continuously from the TxD1 pin.
3: The receive interrupt (RI) is set when the receive buffer full flag (RBF) becomes " 1 ".
Fig. 53 Operation of clock synchronous serial I/O1 function

## 7542 Group Datasheet Rev. 2.06 page 51 of 123

## [Transmit buffer register 2/receive buffer register 2 (TB2/ RB2)] 002E16

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Serial I/O2 status register (SIO2STS)] 002F16

The read-only serial I/O2 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O2 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O2 enable bit SIOE (bit 7 of the serial I/O2 control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O2 status register are initialized to " 0 " at reset, but if the transmit enable bit of the serial I/O2 control register has been set to " 1 ", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Serial I/O2 control register (SIO2CON)] 003016

The serial I/O2 control register consists of eight control bits for the serial I/O2 function.

## [UART2control register (UART2CON)] 003116

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer.

## - Notes on Serial I/O2

- Serial I/O interrupt

When setting the transmit enable bit to " 1 ", the serial I/O transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.
(1) Set the serial I/O transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
(5) Set the serial I/O transmit interrupt enable bit to "1" (enabled).

- I/O pin function when serial I/O2 is enabled.

The functions of P06 and P07 are switched with the setting values of a serial I/O2 mode selection bit and a serial I/O2 synchronous clock selection bit as follows.
(1) Serial I/O2 mode selection bit $\rightarrow$ " 1 " :

Clock synchronous type serial I/O is selected.
Setup of a serial I/O2 synchronous clock selection bit " 0 " : P06 pin turns into an output pin of a synchronous clock.
"1": P06 pin turns into an input pin of a synchronous clock.
Setup of a $\overline{\text { SRDY2 }}$ output enable bit (SRDY)
"0" : P07 pin can be used as a normal I/O pin.
"1": P07 pin turns into a $\overline{\text { SRDY2 }}$ output pin.
(2) Serial I/O2 mode selection bit $\rightarrow$ " 0 " :

Clock asynchronous (UART) type serial I/O is selected.
Setup of a serial I/O2 synchronous clock selection bit "0": P06 pin can be used as a normal I/O pin.
"1": P06 pin turns into an input pin of an external clock.
When clock asynchronous (UART) type serial I/O is selected, it is P07 pin. It can be used as a normal I/O pin.

## [Baud rate generator 2 (BRG2)] 003216

Description of P05/TxD2 P-channel output disable bit eliminated

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## 7542 Group Datasheet Rev. 2.06 page 52 of 123



Fig. 64 Structure of serial I/O2-related registers

## 7542 Group Datasheet Rev. 2.06 page 96 of 123

## Electrical Characteristics (General purpose)

Table 16 Electrical characteristics (1)
(FLASH ROM version: $\mathrm{Vcc}=2.7$ to 5.5 V , Mask ROM version: $\mathrm{Vcc}=2.2$ to 5.5 V , $\mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | " H " output voltage P00-P07, P10-P14, P20-P27, P30-P37 (Note 1) | $\begin{aligned} & \mathrm{IOH}=-5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.5 |  |  | V |
|  |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ <br> Mask ROM: Vcc $=2.2$ to 5.5 V <br> FLASH ROM: Vcc $=2.7$ to 5.5 V | Vcc-1.0 |  |  | V |
| VoL | $\left\lvert\, \begin{aligned} & \text { "L" output voltage } \\ & \text { PO0-P07, P30-P37 (Drive capacity = "L") } \\ & \text { P10-P14, P20-P27 } \end{aligned}\right.$ | $\begin{aligned} & \mathrm{IOL}=5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\mathrm{IOL}=1.0 \mathrm{~mA}$ <br> Mask ROM: Vcc $=2.2$ to 5.5 V <br> FLASH ROM: Vcc $=2.7$ to 5.5 V |  |  | 1.0 | V |
| VoL | "L" output voltage P00-P07, P30-P37 (Drive capacity = "H") | $\begin{aligned} & \mathrm{IOL}=15 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\mathrm{IOL}=1.0 \mathrm{~mA}$ Mask ROM: Vcc $=2.2$ to 5.5 V FLASH ROM: Vcc $=2.7$ to 5.5 V |  |  | 1.0 | V |
| $\mathrm{V}^{+}+-\mathrm{V}^{-}$ | Hysteresis CNTR0, INTo, INT1, CAP0, CAP1 (Note 2) POO-P07 (Note 3) |  |  | 0.4 |  | V |
| $\mathrm{V}^{+}+-\mathrm{V}^{-}$ | Hysteresis RxD0, Sclko, RxD1, ScLk1 |  |  | 0.5 |  | V |
| $\mathrm{V}_{\text {+ }+ \text { - } \mathrm{V}^{\text {- }} \text { - }}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| ІІ | "H" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\begin{array}{\|l\|} \hline \mathrm{VI}=\mathrm{VCc} \\ \text { (Pin floating. Pull up transistors } \\ \text { "off") } \end{array}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| ІІ | "H" input current XIN | $\mathrm{V} \mathrm{I}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | " L " input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ <br> (Pin floating. Pull up transistors "off") |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | $\frac{\text { "L" input current }}{\text { RESET }}$ | V I $=$ Vss |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | V I $=\mathrm{Vss}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P30-P37 | $\begin{aligned} & \hline \mathrm{VI}_{\mathrm{I}}=\mathrm{VSS} \\ & \text { (Pull up transistors "on") } \end{aligned}$ |  | -0.2 | -0.5 | mA |
| Vram | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |
| Rosc | On-chip oscillator oscillation frequency | $\mathrm{VcC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | 2000 | 3000 | kHz |
| Dosc | Oscillation stop detection circuit detection frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 62.5 | 125 | 187.5 | kHz |

Notes P11 is measured when the P11/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is " 0 ",
2: RXD1, SCLK1, INT0, and INT1 (P36 selected) have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to 0 " (CMOS level). 3: It is available only when operating key-on wake up.

Description of P05 eliminated.

## 7542 Group Datasheet Rev.2.06 page 106 of 123

## Electrical Characteristics (Extended operating temperature version)

Table 29 Electrical characteristics (1)
(FLASH ROM version: $\mathrm{Vcc}=2.7$ to 5.5 V , Mask ROM version: $\mathrm{Vcc}=2.4$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | " H " output voltage P00-P07, P10-P14, P20-P27, P30-P37 (Note 1) | $\begin{aligned} & \mathrm{IOH}=-5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.5 |  |  | V |
|  |  | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ <br> Mask ROM: Vcc $=2.4$ to 5.5 V <br> FLASH ROM: Vcc $=2.7$ to 5.5 V | Vcc-1.0 |  |  | V |
| VoL | $\left\lvert\, \begin{aligned} & \text { "L" output voltage } \\ & \text { PO0-P07, P30-P37 (Drive capacity = "L") } \\ & \text { P10-P14, P20-P27 } \end{aligned}\right.$ | $\begin{aligned} & \mathrm{IOL}=5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\mathrm{IOL}=1.0 \mathrm{~mA}$ <br> Mask ROM: Vcc $=2.4$ to 5.5 V <br> FLASH ROM: Vcc $=2.7$ to 5.5 V |  |  | 1.0 | V |
| VoL | "L" output voltage P00-P07, P30-P37 (Drive capacity = "H") | $\begin{aligned} & \mathrm{IOL}=15 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\mathrm{IOL}=1.0 \mathrm{~mA}$ Mask ROM: Vcc $=2.4$ to 5.5 V FLASH ROM: Vcc $=2.7$ to 5.5 V |  |  | 1.0 | V |
| $\mathrm{V}^{+}+-\mathrm{V}^{-}$ | Hysteresis CNTR0, INTo, INT1, CAP0, CAP1 (Note 2) POO-P07 (Note 3) |  |  | 0.4 |  | V |
| $\mathrm{V}^{+}+-\mathrm{V}^{-}$ | Hysteresis RxD0, Sclko, RxD1, ScLk1 |  |  | 0.5 |  | V |
| $\mathrm{V}_{\text {+ }+ \text { - } \mathrm{V}^{\text {- }} \text { - }}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| ІІ | "H" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\begin{array}{\|l\|} \hline \mathrm{VI}=\mathrm{VCc} \\ \text { (Pin floating. Pull up transistors } \\ \text { "off") } \end{array}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| ІІ | "H" input current XIN | $\mathrm{V} \mathrm{I}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | " L " input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ <br> (Pin floating. Pull up transistors "off") |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | $\frac{\text { "L" input current }}{\text { RESET }}$ | V I $=$ Vss |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | V I $=\mathrm{Vss}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P30-P37 | $\begin{aligned} & \hline \mathrm{VI}_{\mathrm{I}}=\mathrm{VSS} \\ & \text { (Pull up transistors "on") } \end{aligned}$ |  | -0.2 | -0.5 | mA |
| Vram | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |
| Rosc | On-chip oscillator oscillation frequency | $\mathrm{VcC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | 2000 | 3000 | kHz |
| Dosc | Oscillation stop detection circuit detection frequency | $\mathrm{VcC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 62.5 | 125 | 187.5 | kHz |

Note9 P11 is measured when the P11/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is " 0 ",
2: RXD1, SCLK1, INT0, and INT1 (P36 selected) have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to 0 " (CMOS level). 3: It is available only when operating key-on wake up.

Description of P05 eliminated.

