## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## **RENESAS TECHNICAL UPDATE**

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU&MCU		Document No.	TN-32R-A076A/E	Rev.	1.00
Title	Precautions to be taken when switching from flash E/W enable mode to normal mode		Information Category	Technical Notification		
	32170/32174 Group, 32171 Group,	Lot No.				
Applicable Product	32172/32173 Group, 32176 Group, 32180 Group, 32182 Group, 32185/32186 Group, 32192/32195/32196 Group	-	Reference Document	Hardware Manual		
When switch	ing from flash E/W enable mode to normal mo	de, the follow	wing precautions	should be taken.		
[Content]						
	ading internal flash memory after switching fr	om flash E/	N enable mode	to normal mode, it sh	ould be re	ead aft
	or more than the following CPUCLK cycle who					
to "0".						
If internal	I flash memory is read before waiting for the fo	llowing CPU	ICLK cycle, the	undefined value may be	e read.	
As the El	vector entry address is exchanged in the follo	wing CPUCI	LK cycle, disena	ble the External Interru	ıpt (EI).	
- When u	sing 32170/32174 Group, 32171 Group or 321	172/32173 G	roup			
	CPUCLK cycle = 4 CPUCLK cycles					
- When u	ising 32176 Group					
	CPUCLK cycle = 4 CPUCLK cycles					
- When u	ising 32180 Group or 32182 Group					
	CPUCLK cycle = 8 CPUCLK cycles					
- When u	sing 32185/32186 Group, or 32192/32195/321	196 Group				
	CPUCLK cycle = 8 CPUCLK cycles					
Procedure	es for switching from flash E/W enable mode to	o normal mo	de are shown oi	n the following page.		
Note: The	e instruction fetch and operand accesses are ir	ncluded in th	e reading proce	ss for internal flash me	mory.	















