

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toys, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A024A/E	Rev.	1.00
Title	Notification of R-IN32M4-CL2 User's Manual Peripheral Modules (Rev.1.00 to Rev.2.00) Revised contents: Corrections and new functions		Information Category	Technical Notification	
Applicable Product	See following	Lot No.	Reference Document	R-IN32M4-CL2 User's Manual Peripheral Modules Rev. 2.00 (R18UZ0035EJ0200)	
		All lots			

R-IN32M4-CL2 User's Manual Peripheral Modules Rev. 2.00 (R18UZ0035EJ0200) has been released on Renesas website. This technical update follows revision 1.00 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below. Please take note that items marked with "**note" may have severe impact on the specification and limitation of corresponding devices.

1 Applicable Product

Product Type	Model Marking	Product Code
R-IN32M4-CL2	R9J03G019	R9J03G019GBG

2 Documentation Updates

(1/3)

No	Applicable Item (Rev. 2.00 Section)	Applicable Page (Rev. 2.00)	Contents
1	2.1.2 Clock Configuration Diagram	2-2	Complement
2	3.3.1 Outline of Features	3-3	New function
3	3.3.2 Read Buffer	3-3	New function
4	3.4.1 Outline of Features	3-4	New function
5	3.5.1 Outline of Features	3-5	New function
6	8.3.4.1 MIIM Register (GMAC_MIIM)	8-9	Complement
7	8.3.4.3 TX Result Register (GMAC_TXRESULT)	8-11	Complement
8	8.3.4.5 RX Mode Register (GMAC_RXMODE) *note	8-12 to 8-13	Error correction
9	8.3.4.6 TX Mode Register (GMAC_TXMODE) *note	8-14 to 8-15	Error correction
10	8.3.4.7 Reset Register (GMAC_RESET) *note	8-16	Error correction
11	8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)	8-18	Error correction
12	8.3.4.10 Pause Packet Register (GMAC_PAUSPKT)	8-19	Complement
13	8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO) *note	8-21	Error correction
14	8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)	8-22	New function
15	8.3.4.14 TCPIPACC Register (GMAC_ACC)	8-23	Expression alignment
16	8.3.4.16 LPI mode control register (GMAC_LPI_MODE)	8-24	Complement
17	8.3.4.18 Receive Buffer Information Register (BUFID)	8-25	Complement
18	8.4.1 Hardware Functions	8-31	Expression alignment
19	8.4.1.1 Initial Settings *note	8-32	Error correction
20	8.4.1.3(1) Functional Overview	8-33	Complement
21	8.4.1.3(2)(e) List of hardware function calls	8-36	Complement
22	8.4.1.3(2)(e) List of hardware function calls	8-39	Expression alignment
23	8.4.1.4(2) DMA for the Reception MAC *note	8-41	Error correction
24	8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller	8-42	Complement
25	8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller	8-43	Error correction
26	8.4.1.4(2)(b) Usage	8-44	Error correction
27	8.4.1.4(2)(c) List of hardware function calls	8-45	Error correction
28	8.4.1.4(2)(c) List of hardware function calls	8-46	Error correction
29	8.4.1.4(2)(c) List of hardware function calls	8-47	Error correction
30	8.4.1.4(3)(d) List of hardware function calls *note	8-50	Error correction
31	8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM	8-51	Error correction
32	8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM	8-51	Complement
33	8.4.1.5(2)(c) Transfer between the buffer RAMs *note	8-51	Complement
34	8.4.1.5(2)(d) List of hardware function calls	8-52	Error correction
35	8.4.1.5(2)(d) List of hardware function calls	8-53	Complement
36	8.4.2 Interrupts *note	8-56	Error correction
37	8.4.2 Interrupts	8-58	Error correction
38	8.4.3.1 Acquiring a Transmit Buffer	8-60	Error correction

(2/3)

No	Applicable Item (Rev. 2.00 Section)	Applicable Page (Rev. 2.00)	Contents
39	8.4.3.2 Creating TX Data	8-61	Complement
40	8.4.3.2(1) Tx frame control information *note	8-63	Complement
41	8.4.3.2(1) Tx frame control information *note	8-63	Error correction
42	8.4.3.2(2) Ethernet frame	8-64	Complement
43	8.4.3.2(2) Ethernet frame *note	8-65 to 8-66	Complement
44	8.4.3.3 Creating TX Descriptors	8-67	Error correction
45	8.4.3.5 Completion of Transmission	8-68	Complement
46	8.4.4.5 Rx Data Format *note	8-70	Error correction
47	8.4.4.5 Rx Data Format	8-70	Complement
48	8.4.4.5(1) Rx frame information	8-71	Expression alignment
49	8.4.4.5(1) Rx frame information *note	8-71 to 8-72	Complement
50	8.4.4.5(1) Rx frame information	8-72	Expression alignment
51	8.4.4.5(2) Rx Ethernet frame	8-73	Complement
52	8.4.4.5(2) Rx Ethernet frame *note	8-74	Complement
53	8.4.4.5(2) Rx Ethernet frame *note	8-75 to 8-77	Complement
54	8.4.5 TCP/IP Accelerator Function	8-78 to 8-79	Complement
55	8.5.1 Appending Padding to the MAC Header Section within the TX Frame	8-80	Complement
56	8.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception *note	8-80	Complement
57	8.5.3 Error of Rx Frame Information at RX FIFO Overflow *note	8-80 to 8-84	Complement
58	8.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding *note	8-84 to 8-85	Complement
59	9.2 Characteristics	9-2	Complement
60	11.1 Features	p.11-1, 11-2	Error correction
61	11.2 Control Registers	p.11-3	Error correction
62	11.2.1 Wait Signals Selection Register (WAITZSEL)	p.11-4, 11-5	Error correction
63	11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	p.11-6	Complement
64	11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	p.11-7	Complement
65	11.2.3 Bus Clock Division Setting Register (BCLKSEL)	p.11-8	Error correction
66	11.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMC352MD)	p.11-9	Error correction
67	11.2.5 SMC352 Buffer Control Register	-	Deleted
68	11.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)	p.11-10	Error correction
69	11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)	p.11-11	Error correction
70	11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)	p.11-12	Complement
71	11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)	p.11-13	Error correction
72	11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)	p.11-14	Error correction
73	11.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)	p.11-15	Error correction
74	11.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Register (SRAM_CYCLE0_n)	p.11-16	Error correction
75	11.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_0-3)	p.11-17	Error correction
76	11.2.11 Register Setup Procedure	p.11-18	Error correction
77	11.3.1 Bus Clock Control Function	p.11-19	Expression alignment
78	11.3.2 Address Output	p.11-20	Error correction
79	11.3.3 Address/Data Multiplexing Feature	p.11-21	Complement
80	11.3.4 Write Enable Signal (WRZn) Extension	p.11-22	Error correction
81	11.3.5 Controlling the Data Read Timing	p.11-23	Error correction
82	11.3.6 Wait Signal Control	p.11-24	Complement
83	11.3.6 Wait Signal Control	p.11-25	Complement
84	11.3.6 Wait Signal Control	p.11-26	Complement
85	11.3.8 Switching External Memory Area Mapping	p.11-28	Complement
86	11.4 Memory Access Timing Example	p.11-29	Complement
87	11.4.1 Asynchronous Access Timing (Figure 11.7)	p.11-30	Complement
88	11.4.1 Asynchronous Access Timing (Figure 11.8)	p.11-31	Complement
89	11.4.1 Asynchronous Access Timing (Figure 11.9)	p.11-32	Complement
90	11.4.1 Asynchronous Access Timing (Figure 11.10)	p.11-33	Complement
91	11.4.1 Asynchronous Access Timing (Figure 11.11)	p.11-34	Complement
92	11.4.1 Asynchronous Access Timing (Figure 11.12)	p.11-35	Complement
93	11.4.1 Asynchronous Access Timing (Figure 11.13)	p.11-36	Complement
94	11.4.1 Asynchronous Access Timing (Figure 11.14)	p.11-37	Complement
95	11.4.2 Synchronous Access Timing (Figure 11.15)	p.11-38	Complement

(3/3)

No	Applicable Item (Rev. 2.00 Section)	Applicable Page (Rev. 2.00)	Contents
96	11.4.2 Synchronous Access Timing (Figure 11.16)	p.11-39	Complement
97	11.4.2 Synchronous Access Timing (Figure 11.17)	p.11-40	Complement
98	11.4.2 Synchronous Access Timing (Figure 11.18)	p.11-41	Complement
99	11.4.2 Synchronous Access Timing (Figure 11.19)	p.11-42	Complement
100	11.4.2 Synchronous Access Timing (Figure 11.20)	p.11-43	Complement
101	11.4.2 Synchronous Access Timing (Figure 11.21)	p.11-44	Complement
102	11.4.3 Wait Timing	p.11-45	Complement
103	11.4.3 Wait Timing	p.11-46	Complement
104	13.5 Example of Configuration	p.13-46 to 13-63	New function
105	14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger) (Table 14.35)	p.14-139	Error correction
106	14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger) (Figure 14.38)	p.14-140	Error correction
107	14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) (Table 14.37)	p.14-141	Error correction
108	14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) (Table 14.38)	p.14-142	Error correction
109	14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) (Figure 14.39)	p.14-143	Error correction
110	14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger) (Table 14.41)	p.14-145	Error correction
111	14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger) (Figure 14.40)	p.14-146	Error correction
112	14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger) (Table 14.46)	p.14-149	Error correction
113	14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger) (Figure 14.41)	p.14-149	Error correction
114	21.9.1(2) Slave operation setting procedure during single transfer mode (Figure 21.15)	p.21-119	Error correction

Note: No.57 and 58 are the issues and the workarounds informed in TN-RIN-A016A/E.

No.1 2.1.2 Clock Configuration Diagram

Unnecessary arrow deleted

Register symbol corrected

WDTATCKI pin added

V1.00		V2.00	
Page	Description	Page	Description
3-3	[2.1.2 Clock Configuration Diagram]	3-3	[2.1.2 Clock Configuration Diagram]
<p>Figure 2.1 Clock Configuration Diagram</p>		<p>Figure 2.1 Clock Configuration Diagram <R></p>	

No.2 3.3.1 Outline of Features

ECC error interrupt functions and the table added

V1.00		V2.00										
Page	Description	Page	Description									
3-3	<p>[3.3.1 Outline of Features]</p> <ul style="list-style-type: none"> Includes a 128-bit (32 bits x 4) read buffer Latency: latency is 2 in read access in general but 1 in the case of hitting the read buffer. latency is 1 in write access. AHB bus width: 32 bits RAM data bus width: 128 bits (without ECC circuit) Transfer size: 16- or 32-bit transfer selectable Support for burst transfer Little endian fixed Support for ECC (1-bit error correction) 	3-3	<p>[3.3.1 Outline of Features]</p> <p>Includes a 128-bit (32 bits x 4) read buffer</p> <ul style="list-style-type: none"> Latency: latency is 2 in read access in general but 1 in the case of hitting the read buffer. latency is 1 in write access. AHB bus width: 32 bits RAM data bus width: 128 bits (without ECC circuit) Transfer size: 16- or 32-bit transfer selectable Support for burst transfer Little endian fixed Support for ECC (1-bit error correction, 2-bit error detection) <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>Table 3.1 Interrupt from Internal Instruction RAM and Request for Peripheral Modules</p> <table border="1"> <thead> <tr> <th>Internal Instruction RAM Interrupt Signal</th> <th>Function</th> <th>Connected To</th> </tr> </thead> <tbody> <tr> <td>IRAMECCSEC</td> <td>Instruction RAM ECC single error correct interrupt</td> <td>• Interrupt controller</td> </tr> <tr> <td>IRAMECCDED</td> <td>Instruction RAM ECC double error detect interrupt</td> <td>• Interrupt controller</td> </tr> </tbody> </table> </div>	Internal Instruction RAM Interrupt Signal	Function	Connected To	IRAMECCSEC	Instruction RAM ECC single error correct interrupt	• Interrupt controller	IRAMECCDED	Instruction RAM ECC double error detect interrupt	• Interrupt controller
Internal Instruction RAM Interrupt Signal	Function	Connected To										
IRAMECCSEC	Instruction RAM ECC single error correct interrupt	• Interrupt controller										
IRAMECCDED	Instruction RAM ECC double error detect interrupt	• Interrupt controller										

No.3 3.3.2 Read Buffer

Operation of the AHB at occurrence of a 2-bit ECC error added

V1.00		V2.00	
Page	Description	Page	Description
3-3	<p>[3.3.2 Read Buffer]</p> <ul style="list-style-type: none"> 128-bit (32 bits x 4) read buffer Response to the AHB involves no waiting in the case of hitting the read buffer. Clear the data in the read buffer when a 2-bit ECC error occurs. 	3-3	<p>[3.3.2 Read Buffer]</p> <ul style="list-style-type: none"> 128-bit (32 bits x 4) read buffer Response to the AHB involves no waiting in the case of hitting the read buffer. Clear the data in the read buffer when a 2-bit ECC error occurs. A 2-bit ECC error at the time of the read response is handled as an ECC error interrupt is generated.

No.4 3.4.1 Outline of Features

ECC error interrupt functions and the table added

V1.00		V2.00	
Page	Description	Page	Description
3-4	<p>[3.4.1 Outline of Features]</p> <ul style="list-style-type: none"> AHB latency: latency is 1 in read and write access (latency is 2 in read access following write access). Communication-bus latency: latency is 1 in read and write access Arbitration of access when contention arises: Round robin AHB bus width: 32 bits Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) AHB transfer size: 8-, 16-, or 32-bit transfer selectable Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Support for burst transfer Little endian fixed Support for EC (1-bit error correction) 	3-4	<p>[3.4.1 Outline of Features]</p> <ul style="list-style-type: none"> AHB latency: latency is 1 in read and write access (latency is 2 in read access following write access). Communication-bus latency: latency is 1 in read and write access Arbitration of access when contention arises: Round robin AHB bus width: 32 bits Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) AHB transfer size: 8-, 16-, or 32-bit transfer selectable Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Support for burst transfer Little endian fixed Support for ECC (1-bit error correction, 2-bit error detection)

Internal Data Ram Interrupt Signal	Function	Connected To
DRAMECCSEC	Data RAM ECC single error correct interrupt	• Interrupt controller
DRAMECCDED	Data RAM ECC double error detect interrupt	• Interrupt controller

No.5 3.5.1 Outline of Features

ECC error interrupt functions and the table added

V1.00		V2.00	
Page	Description	Page	Description
3-5	<p>[3.5.1 Outline of Features]</p> <ul style="list-style-type: none"> Communication-bus latency: latency is 1 in read and write access Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Support for ECC (1-bit error correction) 	3-5	<p>[3.5.1 Outline of Features]</p> <ul style="list-style-type: none"> Communication-bus latency: latency is 1 in read and write access Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Support for ECC (1-bit error correction, 2-bit error detection)

Buffer RAM Interrupt Signal	Function	Connected To
BRAMECCSEC	Buffer RAM ECC single error correct interrupt	• Interrupt controller
BRAMECCDED	Buffer RAM ECC double error detect interrupt	• Interrupt controller

No.6 8.3.4.1 MIIM Register (GMAC_MIIM)

Description of the RWDV bit of the MIIM register added.

V1.00		V2.00	
Page	Description	Page	Description
8-9	<p>[8.3.4.1 MIIM Register (GMAC_MIIM)] [26: RWDV] Read/write operation starts by writing the following value to this bit.</p>	8-9	<p>[8.3.4.1 MIIM Register (GMAC_MIIM)] [26: RWDV] Read/write operation starts by writing the following value to this bit. Set other associated bits at the same time.</p>

No.7 8.3.4.3 TX Result Register (GMAC_TXRESULT)

Description of the GMAC_TXRESULT register added.

V1.00		V2.00	
Page	Description	Page	Description
8-10	<p>[8.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. The transmission frame result is updated when this register is read. The next time it is read, the updated transmission frame result can be read.</p>	8-11	<p>[8.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. It is only available while GMAC_TXMODE.TRBMODE1-0 bits are 00 or 01. The transmission frame result is stored in the transmission result buffer when the Ethernet transmission complete interrupt (INTETHXCMP) occurs. The transmission result buffer can hold 4 frames of information. Reading this register leads to the frame information being removed from the transmission result buffer. The number of frames stored in this buffer can be obtained from the GMAC_TXFIFO.TRBFR bit. If transmission starts while the transmission result buffer has 4 frames, transmission is invalid and the TX-FIFO error interrupt (INTETHXFIFOERR) occurs. While this register is enabled, read it appropriately so that no error occurs.</p>

No.8 8.3.4.5 RX Mode Register (GMAC_RXMODE)

Description of the GMAC_RXMODE register corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-11 to 8-12	<p>[8.3.4.5 RX Mode Register (GMAC_RXMODE)] This register is used to control operation for reception of frames.</p> <p>[15, 14: REMPTH1-0] When the number of data words in the FIFO buffer is below this value, the reception DMA controller stops forwarding data from the RX FIFO buffer.</p> <p>[13, 12: RFULLTH1-0] When the number of data words in the FIFO buffer exceeds this value, the RFULL bit in the GMAC_RXFIFO register becomes '1'.</p> <p>[11 to 9: RRTTH2-0] If the SFRXFIFO bit is 0 and the number of data words in the FIFO buffer exceeds this value, the reception DMA controller begins to send data to the memory from the RX FIFO buffer.</p>	8-12 to 8-13	<p>[8.3.4.5 RX Mode Register (GMAC_RXMODE)] This register is used to control operation for reception of frames. The RX FIFO treats a word as 64-bits, and the FIFO size is 4 KB.</p> <p>[15, 14: REMPTH1-0] When the number of data words in the FIFO buffer is below this value, the REMP bit of the GMAC_RXFIFO register is set to '1'.</p> <p>[13, 12: RFULLTH1-0] When the empty space in the FIFO buffer is below this value, the RFULL bit in the GMAC_RXFIFO register becomes '1'.</p> <p>[11 to 9: RRTTH2-0] If the number of data words in the FIFO buffer exceeds this value, the RRT bit of the GMAC_RXFIFO register is set to '1'.</p> <p>[Note] Even though Address filtering is enabled, MAC Control Frames (ex. Pause Packet) are always received regardless contents of MAC Address Register. MAC Control Frame is the frame that the destination address is 01-80-C2-00-00-01.</p>



No.9 8.3.4.6 TX Mode Register (GMAC_TXMODE)

Description of the GMAC_TXMODE register corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-13 to 8-14	<p>[8.3.4.6 TX Mode Register (GMAC_TXMODE)] This register is used to control operation for transmission of frames.</p> <p>[10, 9: TFULLTH1-0] If more words of data are in the TX FIFO buffer than the value specified by these bits, the TFULL bit in the GMAC_TXFIFO becomes 1.</p>	8-14 to 8-15	<p>[8.3.4.6 TX Mode Register (GMAC_TXMODE)] This register is used to control operation for transmission of frames. The TX FIFO treats a word as 64-bits, and the FIFO size is 4 KB.</p> <p>[10, 9: TFULLTH1-0] If the empty space in the TX FIFO buffer is below the value specified by these bits, the TFULL bit in the GMAC_TXFIFO becomes 1.</p>

No.10 8.3.4.7 Reset Register (GMAC_RESET)

Description of the GMAC_RESET register corrected.

V1.00		V2.00																									
Page	Description	Page	Description																								
8-15	<p>[8.3.4.7 Reset Register (GMAC_RESET)] The modules can be reset by setting the corresponding bit to 1. The value of the bit automatically returns to 0 afterward.</p>  <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>ALLRST</td> <td>All Ethernet MAC modules are reset. 0: Reset completed 1: Reset the modules.</td> </tr> <tr> <td>15</td> <td>TXRST</td> <td>The TX MAC, TX FIFO, and TX DMA modules are reset. 0: Reset completed 1: Reset the modules.</td> </tr> <tr> <td>13</td> <td>RXRST</td> <td>The RX MAC, RX FIFO, and RX DMA modules are reset. 0: Reset completed 1: Reset the modules.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	31	ALLRST	All Ethernet MAC modules are reset. 0: Reset completed 1: Reset the modules.	15	TXRST	The TX MAC, TX FIFO, and TX DMA modules are reset. 0: Reset completed 1: Reset the modules.	13	RXRST	The RX MAC, RX FIFO, and RX DMA modules are reset. 0: Reset completed 1: Reset the modules.	8-16	<p>[8.3.4.7 Reset Register (GMAC_RESET)] The modules can be reset by setting the corresponding bit to 1. The waiting time for the completion of a reset depends on the operating mode of the MAC as listed below. Operation at 1 Gbps (125 MHz): 60 ns Operation at 100 Mbps (25 MHz): 200 ns Operation at 10 Mbps (2.5 MHz): 2000 ns</p>  <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>ALLRST</td> <td>All Reset All Ethernet MAC modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.</td> </tr> <tr> <td>15</td> <td>TXRST</td> <td>TX Reset The TX MAC, TX FIFO, and TX DMA modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.</td> </tr> <tr> <td>14</td> <td>RXRST</td> <td>RX Reset The RX MAC, RX FIFO, and RX DMA modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	31	ALLRST	All Reset All Ethernet MAC modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.	15	TXRST	TX Reset The TX MAC, TX FIFO, and TX DMA modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.	14	RXRST	RX Reset The RX MAC, RX FIFO, and RX DMA modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.
Bit Position	Bit Name	Description																									
31	ALLRST	All Ethernet MAC modules are reset. 0: Reset completed 1: Reset the modules.																									
15	TXRST	The TX MAC, TX FIFO, and TX DMA modules are reset. 0: Reset completed 1: Reset the modules.																									
13	RXRST	The RX MAC, RX FIFO, and RX DMA modules are reset. 0: Reset completed 1: Reset the modules.																									
Bit Position	Bit Name	Description																									
31	ALLRST	All Reset All Ethernet MAC modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.																									
15	TXRST	TX Reset The TX MAC, TX FIFO, and TX DMA modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.																									
14	RXRST	RX Reset The RX MAC, RX FIFO, and RX DMA modules are reset. This bit is write-only. 0: No operation 1: Reset the modules.																									

No.11 8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)
Description of the GMAC_FLWCTL register corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-17	<p>[8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)] This register is used to control reception of a pause packet.</p> <p>[31: PPRXEN] 1: Enable reception of a pause packet. 0: Disable reception of a pause packet.</p>	8-18	<p>[8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)] This register is used to control operation after reception of a pause packet. If a pause packet is received while this function is enabled, transmission is suspended for the time specified by the pause packet.</p> <p>[31: PPRXEN] 1: Enable auto broadcast suspension in response to reception of a pause packet. 0: Disable auto broadcast suspension in response to reception of a pause packet.</p>

No.12 8.3.4.10 Pause Packet Register (GMAC_PAUSPKT)
Description of the GMAC_PAUSPKT register modified.

V1.00		V2.00																																																	
Page	記載内容	Page	Description																																																
8-18	<p>[8.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] When 1 is written to the PPR bit, transmission of a pause packet starts. The bit is automatically set to 0 following the completion of the transmission.</p>	8-19	<p>[8.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] When 1 is written to the PPR bit, transmission of a pause packet specified by GMAC_PAUSEn registers starts. The bit is automatically set to 0 following the completion of the transmission.</p> <p>The transmission packet format is shown below.</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;"></td> <td style="text-align: right;">31</td> <td style="width: 40%;"></td> <td style="text-align: right;">16</td> <td style="width: 10%;"></td> <td style="text-align: right;">15</td> <td style="width: 35%;"></td> <td style="text-align: right;">0</td> </tr> <tr> <td>GMAC_PAUSE1</td> <td colspan="7" style="border: 1px solid black; text-align: center;">Destination Address</td> </tr> <tr> <td>GMAC_PAUSE2</td> <td colspan="3" style="border: 1px solid black; text-align: center;">Source Address</td> <td colspan="4" style="border: 1px solid black; text-align: center;">Destination Address</td> </tr> <tr> <td>GMAC_PAUSE3</td> <td colspan="7" style="border: 1px solid black; text-align: center;">Source Address</td> </tr> <tr> <td>GMAC_PAUSE4</td> <td colspan="3" style="border: 1px solid black; text-align: center;">Opcode</td> <td colspan="4" style="border: 1px solid black; text-align: center;">Type/Length</td> </tr> <tr> <td>GMAC_PAUSE5</td> <td colspan="3" style="border: 1px solid black; text-align: center;">(Not used)</td> <td colspan="4" style="border: 1px solid black; text-align: center;">Time</td> </tr> </table> </div>		31		16		15		0	GMAC_PAUSE1	Destination Address							GMAC_PAUSE2	Source Address			Destination Address				GMAC_PAUSE3	Source Address							GMAC_PAUSE4	Opcode			Type/Length				GMAC_PAUSE5	(Not used)			Time			
	31		16		15		0																																												
GMAC_PAUSE1	Destination Address																																																		
GMAC_PAUSE2	Source Address			Destination Address																																															
GMAC_PAUSE3	Source Address																																																		
GMAC_PAUSE4	Opcode			Type/Length																																															
GMAC_PAUSE5	(Not used)			Time																																															

No.13 8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)

Description of the RRT bit of the GMAC_RXFIFO register corrected.

V1.00		V2.00	
Page	記載内容	Page	Description
8-20	<p>[8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [29: RRT] 1: Indicate that the data in the RX FIFO buffer is below the RX FIFO Read Threshold.</p>	8-21	<p>[8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [29: RRT] 1: Indicate that the data in the RX FIFO buffer is over the RX FIFO Read Threshold.</p>

No.14 8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)

Description of the GMAC_TXFIFO register modified.

V1.00		V2.00	
Page	記載内容	Page	Description
8-21	<p>[8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)] - Bit field (31): 0 - R/W attribute (31): 0</p> <p>[31: TFULL] TX TCPIP ACC Almost Full 1: Indicate that the data in the FIFO buffer in the transmitting side TCP/IP accelerator is over 32 words.</p> <p>[30: TEMP] 1: Indicate that the number of data in the TX FIFO buffer is below the threshold set by the TEMPTH2-0 bits of the GMAC_TXMODE register.</p>	8-22	<p>[8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)] - Bit field (31): TFULL - R/W attribute (31): R</p> <p>[31: TFULL] TX FIFO Almost Full 1: Indicate that the empty space in the TX FIFO buffer is below the threshold set by the TFULLTH1-0 bits of the GMAC_TXMODE register.</p> <p>[30: TEMP] 1: Indicate that the number of data words in the TX FIFO buffer is below the threshold set by the TEMPTH2-0 bits of the GMAC_TXMODE register.</p>

No.15 8.3.4.14 TCPIPACC Register (GMAC_ACC)

Description of the RTCPIPEN bit of the GMAC_ACC register modified.

V1.00		V2.00	
Page	Description	Page	Description
8-22	[8.3.4.14 TCPIPACC Register (GMAC_ACC)] [0: RTCPIPEN] RX TCPIP Disable Disable the RX TCPIP accelerator completely. Padding in the MAC header section is also disabled .	8-23	[8.3.4.14 TCPIPACC Register (GMAC_ACC)] [0: RTCPIPEN] RX TCPIP Disable Disable the RX TCPIP accelerator completely. Padding in the MAC header section is not inserted .

No.16 8.3.4.16 LPI mode control register (GMAC_LPI_MODE)

Description of the GMAC_LPI_MODE register added.

V1.00		V2.00	
Page	Description	Page	Description
8-23	[8.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode.	8-24	[8.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode. When the LPMEN bit is set to 1, an LPI request is automatically sent to the link partner in the case there is no transmission request over the time specified by the LPRDEF bit of the GMAC_LPI_TIMING register. If a transmission request is generated during the LPI state, the MAC finishes this state and waits for the time specified by the LPWTIME bit of the GMAC_LPI_TIMING register, and then transmits a frame.

No.17 8.3.4.18 Receive Buffer Information Register (BUFID)

Description of the BUFID register added.

Method of calculating the start address of the received frame information, description modified.

V1.00		V2.00	
Page	Description	Page	Description
8-24	<p>[8.3.4.18 Receive Buffer Information Register (BUFID)] This register indicates that the address information of the buffer holding received data and the number of words of data.</p> <p>[28: VALID] 1: The received data is valid. 0: The received data is not valid.</p> <p>[27 to 16: WORD] Number of words of received data (including the received MAC information)</p> <p>[15 to 0:ADDR]</p> <p>[Method of calculating the start address of the received frame information] 6. Offset the number of words acquired in the receive buffer address in step 2 above.</p>	8-25	<p>[8.3.4.18 Receive Buffer Information Register (BUFID)] This register indicates information of the receive buffer (whether or not data exists, the address of the buffer holding received data, and the number of words of data). If the reception MACDMAC has completed data transfer, the receive buffer information is written to this register and held up to 32 pieces of information. If the receive buffer has data, the Ethernet MACDMA reception complete interrupt (INTETHRXDMA) occurs. This interrupt stays active until the receive buffer becomes empty (i.e. the receive buffer information is read and the NOEMP bit becomes 0).</p> <p>[28: VALID] 1: The data in the receive buffer is valid. 0: The data in the receive buffer is not valid.</p> <p>[27 to 16: WORD¹¹⁻⁰] Number of words of received data (including the received MAC information). A word unit is 32 bits.</p> <p>[15 to 0:ADDR¹⁵⁻⁰]</p> <p>[Method of calculating the start address of the received frame information] 3. Add the number of words shifted in step 2 to the receive buffer address as an offset.</p>

No.18 8.4.1 Hardware Functions
AHB2DMA bus bridge added.

V1.00		V2.00	
Page	Description	Page	Description
8-29	<p>[8.4.1 Hardware Functions]</p> <p>Figure 8.2 Schematic Block Diagram of the Hardware Functions</p>	8-31	<p>[8.4.1 Hardware Functions]</p> <p>Figure 8.2 Schematic Block Diagram of the Hardware Functions</p>

No.19 8.4.1.1 Initial Settings
Step added to the flow of initial settings.

V1.00		V2.00	
Page	Description	Page	Description
8-30	<p>[8.4.1.1 Initial Settings]</p> <p><4> Set 0x8000 0000 in the GMAC_RESET register to initialize the gigabit Ethernet MAC.</p>	8-32	<p>[8.4.1.1 Initial Settings]</p> <p><4> Wait until 0x8000 0000 is read from the R0 register. Afterwards, dummy-read the R1 register.</p> <p><5> Set 0x8000 0000 in the GMAC_RESET register to initialize the gigabit Ethernet MAC.</p>

No.20 8.4.1.3(1) Functional Overview

Operation when an unsecured buffer area is accessed added.

V1.00		V2.00	
Page	Description	Page	Description
8-31	[8.4.1.3(1) Functional Overview] Attempting to write to an area which has not been secured has no effect.	8-33	[8.4.1.3(1) Functional Overview] Writing to an area which has not been secured by the CPU has no effect, but access to such area by the hardware function DMAC leads to the generation of an exception.

No.21 8.4.1.3(2)(e) List of hardware function calls

Error source of a hardware function call of the buffer allocator added.

V1.00		V2.00	
Page	Description	Page	Description
8-34	[8.4.1.3(2)(e) List of hardware function calls] (No description)	8-35	[8.4.1.3(2)(e) List of hardware function calls] The table below lists the hardware function calls. If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.

No.22 8.4.1.3(2)(e) List of hardware function calls

Description of return values of HWFNC_Buffer_Return modified.

V1.00		V2.00	
Page	Description	Page	Description
8-37	[8.4.1.3(2)(e) List of hardware function calls] [Table 8.6 HWFNC_Buffer_Return] [R0[2:0]: Result] 3' b00x: Success 3' b010: Invalid system call 3' b011: A buffer is not definable at the given address. 3' b100: The part of the buffer at the target address has already been released.	8-39	[8.4.1.3(2)(e) List of hardware function calls] [Table 8.6 HWFNC_Buffer_Return] [R0[2:0]: Result] 3' b00x: Success 3' b010: Invalid system call 3' b011: A buffer is not definable at the address specified by R4. 3' b100: The part of the buffer at the address specified by R5 has already been released.

No.23 8.4.1.4(2) DMA for the Reception MAC

The maximum pieces of Rx information storable in BUFID corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-39	[8.4.1.4(2) DMA for the Reception MAC] The BUFID can be read by the CPU and is capable of holding up to 63 pieces of information.	8-41	[8.4.1.4 (2) DMA for the Reception MAC] The BUFID can be read by the CPU and is capable of holding up to 32 pieces of information.

No.24 8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller

Description of the individual functions of the Rx MAC DMA controller modified.

V1.00		V2.00	
Page	Description	Page	Description
8-40	[8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller] [Full release of the buffer] (2) The result of analyzing the Rx frame control word is that the received frame is neither valid nor invalid . [Judging whether a received frame is valid or invalid] Judgment of whether a received frame is valid or invalid leads to an RX_VALID or RX_ERR interrupt being issued. (omitted) A specified source can be disabled by executing HWFNC_MACDMA_RX_Control.	8-42	[8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller] [Full release of the buffer] (2) The result of analyzing the Rx frame information is that the received frame is invalidated by HWFNC_MACDMA_RX_Control . [Judging whether a received frame is valid or invalid] Judgment of whether a received frame is valid or invalid leads to an RX_VALID (received frame normal) or RX_ERR (Ethernet reception frame error) interrupt being issued. (omitted) A specified source can be disabled by executing HWFNC_MACDMA_RX_Control. The frame which corresponds to the disabled source is discarded by full release of the buffer.

No.25 8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller
RX Frame Control corrected to RX Frame Information and unused bits corrected to Reserved.

V1.00		V2.00	
Page	Description	Page	Description
8-41	<p>[8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller]</p> <p>Figure 8.9 Conceptual Diagram of Judging Whether a Received Frame is Valid or Invalid</p>	8-43	<p>[8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller]</p> <p>Figure 8.9 Conceptual Diagram of Judging Whether a Received Frame is Valid or Invalid</p>

No.26 8.4.1.4(2)(b) Usage
Bit name corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-42	<p>[8.4.1.4(2)(b) Usage] [Example of reading and releasing a buffer] (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LBID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0</p>	8-44	<p>[8.4.1.4(2)(b) Usage] [Example of reading and releasing a buffer] (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LLID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0</p>

No.27 8.4.1.4(2)(c) List of hardware function calls
Description of R7 of HWFNC_MACDMA_RX_Enable corrected.

V1.00				V2.00			
Page	Description			Page	Description		
8-43	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.7 HWFNC_MACDMA_RX_Enable] Argument registers			8-45	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.7 HWFNC_MACDMA_RX_Enable] Argument registers		
	R4[31:0]	Unused			R4[31:0]	Unused	
	R5[31:0]	Unused			R5[31:0]	Unused	
	R6[31:0]	Unused			R6[31:0]	Unused	
	R7[6:0]	Reserved	Always 0		R7[31:0]	Reserved	Always 0
	R7[31:8]	Unused					

No.28 8.4.1.4(2)(c) List of hardware function calls
Description of R7 of HWFNC_MACDMA_RX_Disable corrected.

V1.00				V2.00			
Page	Description			Page	Description		
8-44	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.8 HWFNC_MACDMA_RX_Disable] Argument registers			8-46	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.8 HWFNC_MACDMA_RX_Disable] Argument registers		
	R4[0]	Forced reset	0: This function is disabled while reception is in progress. 1: If the reception DMAC is enabled, it is disabled even if reception is in progress (the reception DMAC is forcibly reset). Nothing is done if the reception DMAC is already disabled.		R4[0]	Forced reset	0: This function is disabled while reception is in progress. 1: If the reception DMAC is enabled, it is disabled even if reception is in progress (the reception DMAC is forcibly reset). Nothing is done if the reception DMAC is already disabled.
	R4[31:1]	Unused			R4[31:1]	Unused	
	R5[31:0]	Unused			R5[31:0]	Unused	
	R6[31:0]	Unused			R6[31:0]	Unused	
	R7[6:0]	Reserved	Always 0		R7[31:0]	Unused	
	R7[31:8]	Unused					

No.29 8.4.1.4(2)(c) List of hardware function calls

Description of return values of HWFNC_MACDMA_RX_Errstat corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-45	<p>[8.4.1.4(2)(c) List of hardware function calls] [Table 8.10 HWFNC_MACDMA_RX_Errstat] [R0[3:0]: Result] [1]: Rx Info FIFO Full [2]: Rx Data Size over 4096 word (16 KB)</p>	8-47	<p>[8.4.1.4(2)(c) List of hardware function calls] [Table 8.10 HWFNC_MACDMA_RX_Errstat] [R0[3:0]: Result] [1]: Always 0 [2]: The Rx data size is over 4096 words (16 KB).</p>

No.30 8.4.1.4(3)(d) List of hardware function calls

The maximum transmission size of HWFNC_MACDMA_TX_Start corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-48	<p>[8.4.1.4(3)(d) List of hardware function calls] [Table 8.11 HWFNC_MACDMA_TX_Start] The number of bytes to be transferred at a time is from 1 to 16383 bytes.</p>	8-50	<p>[8.4.1.4(3)(d) List of hardware function calls] [Table 8.11 HWFNC_MACDMA_TX_Start] The number of bytes to be transferred at a time is from 1 to 2048 bytes.</p>

No.31 8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM

Description of transfer between the buffer RAM and the data RAM corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-49	<p>[8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM] Calling the HWFNC_Direct_Memory_Transfer hardware function starts transfer between the buffer RAM and data RAM. After calling the function, wait for its completion and check the returned value to see if there were errors.</p>	8-51	<p>[8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM] Calling the HWFNC_Direct_Memory_Transfer hardware function starts transfer between the buffer RAM and data RAM. After calling the function, confirm its completion by reading bit 29 of the R0 register. At this time, DMA transfer has been completed.</p>

No.32 8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM

Description of data replacement in the buffer RAM or data RAM added.

V1.00		V2.00	
Page	Description	Page	Description
8-49	[8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM] (No description)	8-51	[8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM] After calling the function, confirm its completion by reading bit 29 of the R0 register. At this time, writing of the data pattern has been completed.

No.33 8.4.1.5(2)(c) Transfer between the buffer RAMs

Description of transfer between the buffer RAMs added.

V1.00		V2.00	
Page	Description	Page	Description
8-49	[8.4.1.5(2)(c) Transfer between the buffer RAMs] (No description)	8-51	[8.4.1.5(2)(c) Transfer between the buffer RAMs] After calling the function, confirm its completion by reading bit 29 of the R0 register. However, DMA transfer has not been completed at this time. Check the completion of DMA transfer by means of the InterBuffer DMA transfer complete interrupt.

No.34 8.4.1.5(2)(d) List of hardware function calls

Hardware Function Call name corrected.

V1.00		V2.00									
Page	Description	Page	Description								
8-50	[8.4.1.5(2)(d) List of hardware function calls] Table 8.13 HWFNC_Direct_Memory_Transfer <table border="1" data-bbox="219 1118 1113 1246"> <tr> <td>Name</td> <td>HWFNC_Direct_Memory_Transfer</td> </tr> <tr> <td>Function</td> <td>Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INT_BUF (data transfer between the data RAMs is possible).</td> </tr> </table>	Name	HWFNC_Direct_Memory_Transfer	Function	Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INT_BUF (data transfer between the data RAMs is possible).	8-52	[8.4.1.5(2)(d) List of hardware function calls] Table 8.13 HWFNC_Direct_Memory_Transfer <table border="1" data-bbox="1234 1118 2128 1246"> <tr> <td>Name</td> <td>HWFNC_Direct_Memory_Transfer</td> </tr> <tr> <td>Function</td> <td>Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INTBUF_DMA_Start (data transfer between the data RAMs is possible).</td> </tr> </table>	Name	HWFNC_Direct_Memory_Transfer	Function	Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INTBUF_DMA_Start (data transfer between the data RAMs is possible).
Name	HWFNC_Direct_Memory_Transfer										
Function	Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INT_BUF (data transfer between the data RAMs is possible).										
Name	HWFNC_Direct_Memory_Transfer										
Function	Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INTBUF_DMA_Start (data transfer between the data RAMs is possible).										

No.35 8.4.1.5(2)(d) List of hardware function calls

Description of HWFNC_Direct_Memory_Replace added.

V1.00		V2.00									
Page	Description	Page	Description								
8-51	<p>[8.4.1.5(2)(d) List of hardware function calls] Table 8.14 HWFNC_Direct_Memory_Replace</p> <table border="1"> <tr> <td>Name</td> <td>HWFNC_Direct_Memory_Replace</td> </tr> <tr> <td>Function</td> <td>Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four.</td> </tr> </table>	Name	HWFNC_Direct_Memory_Replace	Function	Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four.	8-53	<p>[8.4.1.5(2)(d) List of hardware function calls] Table 8.14 HWFNC_Direct_Memory_Replace</p> <table border="1"> <tr> <td>Name</td> <td>HWFNC_Direct_Memory_Replace</td> </tr> <tr> <td>Function</td> <td>Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four. (A words unit is 32 bits)</td> </tr> </table>	Name	HWFNC_Direct_Memory_Replace	Function	Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four. (A words unit is 32 bits)
Name	HWFNC_Direct_Memory_Replace										
Function	Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four.										
Name	HWFNC_Direct_Memory_Replace										
Function	Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four. (A words unit is 32 bits)										

No.36 8.4.2 Interrupts

Description of the TX-FIFO error interrupt corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-54	<p>[8.4.2 Interrupts] [Table 8.17 Interrupts Related to Operations for Transmission] [INTETHXFIFOERR] This interrupt is generated when information is further updated while the GMAC_TXID/GMAC_TXRESULT register is holding the maximum number of items of information (four). Take care, since the oldest of the retained information will have been overwritten when this error occurs. Reading the GMAC_TXID/GMAC_TXRESULT register leads to clearing of the retained information and restoring normal operation. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.</p>	8-56	<p>[8.4.2 Interrupts] [Table 8.17 Interrupts Related to Operations for Transmission] [INTETHXFIFOERR] This interrupt is generated when information is further updated while the GMAC_TXID/GMAC_TXRESULT register is holding the maximum number of items of information (four). Take care, since the oldest of the retained information will have been overwritten when this error occurs. Reading the GMAC_TXID/GMAC_TXRESULT register until the value of the GMAC_TXFIFO.TRBFR bit becomes 0 leads to clearing of the retained information and restoring normal operation.</p>

No.37 8.4.2 Interrupts

Description of interrupts corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-55	<p>[8.4.2 Interrupts] [Table 8.19 Interrupts Related to Other Operations] [Ethernet MII management access complete interrupt: INTETHMIICMP] [Ethernet pause packet transmission complete interrupt: INTETHPAUSECMP] (No description) (No description)</p>	8-58	<p>[8.4.2 Interrupts] [Table 8.19 Interrupts Related to Other Operations] [Ethernet MII management access complete interrupt: INTETHMII] [Ethernet pause packet transmission complete interrupt: INTETHPAUSE] [InterBuffer DMA transfer complete interrupt: INTBUFDMA] [InterBuffer DMA transfer error interrupt: INTBUFDMAERR]</p>



No.38 8.4.3.1 Acquiring a Transmit Buffer

Description of return values of R0 corrected.

V1.00		V2.00													
Page	Description	Page	Description												
8-56	<p>[8.4.3.1 Acquiring a Transmit Buffer]</p> <table border="1"> <thead> <tr> <th>Register</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>R0</td> <td> <p>0xb and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.</p> </td> </tr> <tr> <td>R1</td> <td>Address where the secured memory block starts</td> </tr> </tbody> </table>	Register	Value	R0	<p>0xb and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.</p>	R1	Address where the secured memory block starts	8-60	<p>[8.4.3.1 Acquiring a Transmit Buffer]</p> <table border="1"> <thead> <tr> <th>Register</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>R0</td> <td> <p>2'b0x and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.</p> </td> </tr> <tr> <td>R1</td> <td>Address where the secured memory block starts</td> </tr> </tbody> </table>	Register	Value	R0	<p>2'b0x and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.</p>	R1	Address where the secured memory block starts
Register	Value														
R0	<p>0xb and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.</p>														
R1	Address where the secured memory block starts														
Register	Value														
R0	<p>2'b0x and R0[29] = 1: Success 2'b10: Invalid system call 2'b11: The buffer is insufficient.</p>														
R1	Address where the secured memory block starts														

No.39 8.4.3.2 Creating TX Data

Allocation of Tx frame control information and Ethernet frame data shown in figure.

V1.00		V2.00	
Page	Description	Page	Description
8-57	<p>[8.4.3.2 Creating TX Data]</p>  <p>Figure 8.12 TX Data</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. Make sure that the TX data conforms to this format. 2. Padding (2 bytes) can be by any value. Padding (2 bytes) is not included in the specified size of Ethernet frames (TX_WORD[12:0], TX_EOB[1:0]). 	8-61	<p>[8.4.3.2 Creating TX Data]</p>  <p>Figure 8.12 TX Data Format</p> <p>Caution: Make sure that the TX data conforms to this format.</p>

No.40 8.4.3.2(1) Tx frame control information

ICRC and APAD of Tx frame control information modified.

Note2 added for TCPIP ACC OFF

V1.00		V2.00																																																
Page	Description	Page	Description																																															
8-58	[8.4.3.2(1) Tx frame control information]	8-62, 8-63	[8.4.3.2(1) Tx frame control information]																																															
	<table border="1"> <thead> <tr> <th>Field Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>TX_WORD[12:0]</td> <td>The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].</td> </tr> <tr> <td>TX_EOB[1:0]</td> <td>Octet up to which the last word in this frame is valid. 00: 1 byte is valid. 01: 2 bytes are valid. 10: 3 bytes are valid. 11: 4 bytes are valid.</td> </tr> <tr> <td>Port 1 <small>Note</small></td> <td>Port 1 is used to enable forced forwarding of the Ethernet switch.</td> </tr> <tr> <td>Port 0 <small>Note</small></td> <td>Port 0 is used to enable forced forwarding of the Ethernet switch.</td> </tr> <tr> <td>Forced Forwarding <small>Note</small></td> <td>Enables forced forwarding of the Ethernet switch When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.</td> </tr> <tr> <td>Transmit Timestamp <small>Note</small></td> <td>Enables timestamping of transmission frames when the Ethernet switch is in use.</td> </tr> <tr> <td>TCPIP ACC OFF</td> <td>1: Disables the TCPIP accelerator. 0: Enables the TCPIP accelerator</td> </tr> <tr> <td>ITAG</td> <td>Indicates that this frame has a VLAN Tag.</td> </tr> <tr> <td>ICRC</td> <td>Indicates that the frame written to the FIFO buffer already has a CRC attached to it.</td> </tr> <tr> <td>APAD</td> <td>Indicates that the frame is padded since its length is shorter than 64 octets.</td> </tr> <tr> <td>Frame ID[31:0]</td> <td>An optional frame identifier is designated.</td> </tr> </tbody> </table> <p>Note: These function are only available when insertion of a management tag is permitted by the Ethernet switch management TAG control register (ETHSWMTC). If insertion of a management tag is disabled, these fields are not valid.</p>	Field Name	Description	TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].	TX_EOB[1:0]	Octet up to which the last word in this frame is valid. 00: 1 byte is valid. 01: 2 bytes are valid. 10: 3 bytes are valid. 11: 4 bytes are valid.	Port 1 <small>Note</small>	Port 1 is used to enable forced forwarding of the Ethernet switch.	Port 0 <small>Note</small>	Port 0 is used to enable forced forwarding of the Ethernet switch.	Forced Forwarding <small>Note</small>	Enables forced forwarding of the Ethernet switch When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.	Transmit Timestamp <small>Note</small>	Enables timestamping of transmission frames when the Ethernet switch is in use.	TCPIP ACC OFF	1: Disables the TCPIP accelerator. 0: Enables the TCPIP accelerator	ITAG	Indicates that this frame has a VLAN Tag.	ICRC	Indicates that the frame written to the FIFO buffer already has a CRC attached to it.	APAD	Indicates that the frame is padded since its length is shorter than 64 octets.	Frame ID[31:0]	An optional frame identifier is designated.	<p>Figure 8.13 TX Frame Control Information Format</p> <table border="1"> <thead> <tr> <th>Field Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>TX_WORD[12:0]</td> <td>The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].</td> </tr> <tr> <td>TX_EOB[1:0]</td> <td>Octet up to which the last word in this frame is valid. 00: 1 byte is valid. 01: 2 bytes are valid. 10: 3 bytes are valid. 11: 4 bytes are valid.</td> </tr> <tr> <td>Port 1 <small>Note1</small></td> <td>Port 1 is used to enable forced forwarding of the Ethernet switch.</td> </tr> <tr> <td>Port 0 <small>Note1</small></td> <td>Port 0 is used to enable forced forwarding of the Ethernet switch.</td> </tr> <tr> <td>Forced Forwarding <small>Note1</small></td> <td>Enables forced forwarding of the Ethernet switch When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.</td> </tr> <tr> <td>Transmit Timestamp <small>Note1</small></td> <td>Enables timestamping of transmission frames when the Ethernet switch is in use.</td> </tr> <tr> <td>TCPIP ACC OFF <small>Note2</small></td> <td>1: Disables the TCPIP accelerator. 0: Enables the TCPIP accelerator</td> </tr> <tr> <td>ITAG</td> <td>Indicates that this frame has a VLAN Tag.</td> </tr> <tr> <td>ICRC</td> <td>Indicates that this frame already has a CRC attached to it. The APAD field is ignored if this bit is set. <R></td> </tr> <tr> <td>APAD</td> <td>Indicates that the frame is automatically padded if its length is shorter than 64 octets. <R></td> </tr> <tr> <td>Frame ID[31:0]</td> <td>An optional frame identifier is designated.</td> </tr> </tbody> </table> <p>Note1: These function are only available when insertion of a management tag is permitted by the Ethernet switch management TAG control register (ETHSWMTC). If insertion of a management tag is disabled, these fields are not valid.</p> <p>2: Disable the TCPIP accelerator if the following frames are sent; <R></p> <ul style="list-style-type: none"> IPv6 frames without UDP or TCP packet IEEE802.3 + IEEE802.2 (LLC) frames 	Field Name	Description	TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].	TX_EOB[1:0]	Octet up to which the last word in this frame is valid. 00: 1 byte is valid. 01: 2 bytes are valid. 10: 3 bytes are valid. 11: 4 bytes are valid.	Port 1 <small>Note1</small>	Port 1 is used to enable forced forwarding of the Ethernet switch.	Port 0 <small>Note1</small>	Port 0 is used to enable forced forwarding of the Ethernet switch.	Forced Forwarding <small>Note1</small>	Enables forced forwarding of the Ethernet switch When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.	Transmit Timestamp <small>Note1</small>	Enables timestamping of transmission frames when the Ethernet switch is in use.	TCPIP ACC OFF <small>Note2</small>	1: Disables the TCPIP accelerator. 0: Enables the TCPIP accelerator	ITAG	Indicates that this frame has a VLAN Tag.	ICRC	Indicates that this frame already has a CRC attached to it. The APAD field is ignored if this bit is set. <R>	APAD	Indicates that the frame is automatically padded if its length is shorter than 64 octets. <R>	Frame ID[31:0]	An optional frame identifier is designated.
Field Name	Description																																																	
TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].																																																	
TX_EOB[1:0]	Octet up to which the last word in this frame is valid. 00: 1 byte is valid. 01: 2 bytes are valid. 10: 3 bytes are valid. 11: 4 bytes are valid.																																																	
Port 1 <small>Note</small>	Port 1 is used to enable forced forwarding of the Ethernet switch.																																																	
Port 0 <small>Note</small>	Port 0 is used to enable forced forwarding of the Ethernet switch.																																																	
Forced Forwarding <small>Note</small>	Enables forced forwarding of the Ethernet switch When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.																																																	
Transmit Timestamp <small>Note</small>	Enables timestamping of transmission frames when the Ethernet switch is in use.																																																	
TCPIP ACC OFF	1: Disables the TCPIP accelerator. 0: Enables the TCPIP accelerator																																																	
ITAG	Indicates that this frame has a VLAN Tag.																																																	
ICRC	Indicates that the frame written to the FIFO buffer already has a CRC attached to it.																																																	
APAD	Indicates that the frame is padded since its length is shorter than 64 octets.																																																	
Frame ID[31:0]	An optional frame identifier is designated.																																																	
Field Name	Description																																																	
TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].																																																	
TX_EOB[1:0]	Octet up to which the last word in this frame is valid. 00: 1 byte is valid. 01: 2 bytes are valid. 10: 3 bytes are valid. 11: 4 bytes are valid.																																																	
Port 1 <small>Note1</small>	Port 1 is used to enable forced forwarding of the Ethernet switch.																																																	
Port 0 <small>Note1</small>	Port 0 is used to enable forced forwarding of the Ethernet switch.																																																	
Forced Forwarding <small>Note1</small>	Enables forced forwarding of the Ethernet switch When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.																																																	
Transmit Timestamp <small>Note1</small>	Enables timestamping of transmission frames when the Ethernet switch is in use.																																																	
TCPIP ACC OFF <small>Note2</small>	1: Disables the TCPIP accelerator. 0: Enables the TCPIP accelerator																																																	
ITAG	Indicates that this frame has a VLAN Tag.																																																	
ICRC	Indicates that this frame already has a CRC attached to it. The APAD field is ignored if this bit is set. <R>																																																	
APAD	Indicates that the frame is automatically padded if its length is shorter than 64 octets. <R>																																																	
Frame ID[31:0]	An optional frame identifier is designated.																																																	

No.41 8.4.3.2(1) Tx frame control information

The formula for the transmission size of Tx frame control information corrected.

V1.00		V2.00	
Page	Description	Page	Description
8-58	<p>[8.4.3.2(1) Tx frame control information]</p> <p>TX_LENGTH [14:0] = (TX frame size - 2 + 3) (bytes)</p>	8-63	<p>[8.4.3.2(1) Tx frame control information]</p> <p>TCPIPACC Pad Size is 2 when Tx TCPIPACC is enabled (GMAC_ACC.TCPIPEN = 1) and 0 when it is disabled.</p> <p>TX_LENGTH [14:0] = (TX Frame Size - TCPIPACC Pad Size + 3) (bytes)</p>

No.42 8.4.3.2(2) Ethernet frame

The transmission Ethernet frame data format modified.

V1.00		V2.00	
Page	Description	Page	Description
8-58	<p>[8.4.3.2(2) Ethernet frame]</p> <p>The explanation in each field of the transmission Ethernet frame is indicated below.</p> <p>[Type] Ethernet Type</p> <p>(No description)</p> <p>(No description)</p>	8-64	<p>[8.4.3.2(2) Ethernet frame]</p> <p>The transmission Ethernet frame data format and the description of the fields are given below.</p> <p>[Type / Length] Ethernet Type or Length</p> <p>[VLAN Tag]</p> <p>[VLAN Info]</p>

No.43 8.4.3.2(2) Ethernet frame

Patterns of the transmission Ethernet frame data format added.

V1.00		V2.00	
Page	Description	Page	Description
8-58	<p>[8.4.3.2(2) Ethernet frame]</p> <p>(No description)</p>	8-65 to 8-66	<p>[8.4.3.2(2) Ethernet frame]</p> <p>(a) When Tx TCPIP accelerator is enabled</p> <p>(b) When Tx TCPIP accelerator is disabled</p>

No.44 8.4.3.3 Creating TX Descriptors

Restrictions on Tx descriptors deleted.

V1.00		V2.00	
Page	Description	Page	Description
8-60	<p>[8.4.3.3 Creating TX Descriptors] However, the following restrictions apply to this function.</p> <ul style="list-style-type: none"> ◆ When the link long buffer is specified as a descriptor by setting the release bit = 1 <ul style="list-style-type: none"> - Only the buffer including the address specified in the descriptor is released. - Tracking of the linked buffer up to its release does not proceed. 	8-67	<p>[8.4.3.3 Creating TX Descriptors] (Deleted)</p>

No.45 8.4.3.5 Completion of Transmission

Description of interrupt generation on the completion of transmission added.

V1.00		V2.00	
Page	Description	Page	Description
8-60	<p>[8.4.3.5 Completion of Transmission] The transmission is completed by generating a transmission completed interrupt.</p>	8-68	<p>[8.4.3.5 Completion of Transmission] The Ethernet MACDMA transmission complete interrupt occurs when DMA transfer has been completed, and the Ethernet transmission complete interrupt occurs when MAC transmission has been completed.</p>

No.46 8.4.4.5 Rx Data Format

Description of alignment of the Rx data format modified.

V1.00		V2.00	
Page	Description	Page	Description
8-62	<p>[8.4.4.5 Rx Data Format] Since the received frame information starts on a word boundary, the amount of padding at the end of the Ethernet frame varies with the frame size.</p>	8-70	<p>[8.4.4.5 Rx Data Format] Since the received frame information starts on a 64-bit boundary, the amount of padding following the Ethernet frame varies with the frame size.</p>

No.47 8.4.4.5 Rx Data Format

Allocation of Ethernet frame data and Rx frame information shown in figure.

V1.00		V2.00	
Page	Description	Page	Description
8-62, 8-63	<p>[8.4.4.5 Rx Data Format]</p> <p>Figure 8.14 Format of Receive Data for Frames without the TCP/IP and UDP/IP Packets</p>	8-70	<p>[8.4.4.5 Rx Data Format]</p> <p>Figure 8.19 Rx Data Format</p>
	<p>Figure 8.14 Format of Receive Data for Frames with the TCP/IP and UDP/IP Packets</p>		

No.48 8.4.4.5(1) Rx frame information

Name of the FIFOFULL field corrected to FIFOVF.

V1.00		V2.00	
Page	Description	Page	Description
8-64	[8.4.4.5(1) Rx frame information] (No entry)	8-71	[8.4.4.5(1) Rx frame information] [Figure 8.20 Rx frame information]

Figure 8.20 RX frame information

No.49 8.4.4.5(1) Rx frame information

Description of the fields of Rx frame information modified.

V1.00		V2.00	
Page	Description	Page	Description
8-64	<p>[8.4.4.5(1) Rx frame information] [IPV6NG] 1: Failure in the analysis of the IPv6 expansion header</p> <p>[OUT_OF_LIST] 1: The protocol number outside of the expansion header list was detected in case of IPv6.</p> <p>[FIFOFULL] 1: The RX FIFO buffer is full.</p>	8-71 to 8-72	<p>[8.4.4.5(1) Rx frame information] [IPV6NG] 1: The IPv6 expansion header is Routing, Hop-by-Hop, or Destination Opt, and also the header length field is invalid.</p> <p>[OUT_OF_LIST] 1: The protocol number not listed below was detected in the expansion header in case of IPv6. 0x06 (TCP header) 0x11 (UDP header) 0x00 (Hop-by-Hop) 0x3C (Destination Opt) 0x2C (Fragment) 0x2B (Routing) 0x3B (No next header) 0x32 (ESP header) 0x33 (AH header)</p> <p>[FIFOOVF] 1: The RX FIFO buffer overflows during frame reception. When this bit is set, received data may be invalid.</p> <p>[IPNG, TCPNG, IVP6NG, OUT_OF_LIST, TYPEIP, MAACL, PPOE, VTAG] Note2 added</p>

No.50 8.4.4.5(1) Rx frame information

Note on the number of received bytes of Rx frame information modified.

V1.00		V2.00	
Page	Description	Page	Description
8-64	<p>[8.4.4.5(1) Rx frame information] Note: The FCS of an Ethernet frame (4 bytes) and padding of the MAC header to be inserted by the Gigabit Ethernet MAC (2 bytes) are also included in the number of received bytes.</p>	8-72	<p>[8.4.4.5(1) Rx frame information] Note1: The FCS of an Ethernet frame (4 bytes) and padding of the MAC header to be inserted by the Rx TCPIP accelerator function (2 bytes) are also included in the number of received bytes. 2: These fields are invalid if TCPIP accelerator is disabled.</p>

No.51 8.4.4.5(2) Rx Ethernet frame

Description of the Rx Ethernet frame format modified.

V1.00		V2.00	
Page	Description	Page	Description
8-66	[8.4.4.5(2) Rx Ethernet frame] (No description) (No description) [Type] Ethernet type [FCS] Frame check sequence	8-73	[8.4.4.5(2) Rx Ethernet frame] [VLAN Tag] [VLAN Info] [Type / Length] Ethernet type or length [FCS] Frame check sequence If the Rx TCPIP accelerator function is enabled and the received packet has TCP/UDP, the FCS field is overwritten by the TCP/UDP checksum. This checksum can be used to calculate the total checksum of fragmented TCP/UDP packets.

No.52 8.4.4.5(2) Rx Ethernet frame

Caution on recovery of the destination MAC address of the frame received while the management tag is enabled added.

V1.00		V2.00	
Page	Description	Page	Description
8-66	[8.4.4.5(2) Rx Ethernet frame] (No caution)	8-74	[8.4.4.5(2) Rx Ethernet frame] Caution: If the AFILLTEREN bit of the GMAC_RXMODE register is set to 1, it is impossible to recover the destination MAC address because the MAC Add Entry field is invalid.

No.53 8.4.4.5(2) Rx Ethernet frame

Patterns of the Rx Ethernet frame data format added.

V1.00		V2.00	
Page	Description	Page	Description
8-66	[8.4.4.5(2) Rx Ethernet frame] (No description)	8-75 to 8-77	[8.4.4.5(2) Rx Ethernet frame] (a) When Rx TCPIP accelerator is enabled and a frame has no TCP/UDP packet (b) When Rx TCPIP accelerator is enabled and a frame has TCP/UDP packets (c) When Rx TCPIP accelerator is disabled

No.54 8.4.5 TCPIP accelerator function

Description of the TCPIP accelerator function newly added.

V1.00		V2.00	
Page	Description	Page	Description
-	(No description)	8-78 to 8-79	[8.4.5 TCPIP accelerator function]

No.55 8.5.1 Appending Padding to the MAC Header Section within the TX Frame

Padding to the MAC header section within the Tx frame modified

V1.00		V2.00	
Page	Description	Page	Description
8-67	<p>[8.5.1 Appending Padding to the MAC Header Section within the TX Frame] In the gigabit Ethernet MAC, a transmission frame is normally composed of the 14-byte MAC header plus 2 bytes of padding so that the data are handled in word units.</p>	8-80	<p>[8.5.1 Appending Padding to the MAC Header Section within the TX Frame] In the gigabit Ethernet MAC, a transmission frame is normally composed of the 14-byte MAC header plus 2 bytes of padding so that the TCPIP accelerator handles the data.</p> <p>(omitted)</p> <p>Refer to section 8.4.5.1, Transmission Using the TCPIP Accelerator, for detail.</p>

No.56 8.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception

Precaution on the Rx TCPIP accelerator added

V1.00		V2.00	
Page	Description	Page	Description
-	(No description)	8-80	[8.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception]

No.57 8.5.3 Error of Rx Frame Information at RX FIFO Overflow
Precaution and workaround on Rx FIFO Overflow added

V1.00		V2.00	
Page	Description	Page	Description
-	(No description)	8-80 to 8-84	[8.5.3 Error of Rx Frame Information at RX FIFO Overflow]

No.58 8.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding
Precaution and workaround on receiving the Frame more than 64 bytes with padding added

V1.00		V2.00	
Page	Description	Page	Description
-	(No description)	8-84 to 8-85	[8.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding]

No.59 9.2 Characteristics
Interrupt and I/O signals of Ethernet Switch added

V1.00		V2.00																																																
Page	Description	Page	Description																																															
9-2	[9.2 Characteristics] (No description)	9-2	<p>[9.2 Characteristics]</p> <p>Interrupt Signals of Ethernet Switch</p> <table border="1"> <thead> <tr> <th rowspan="2">Excep-tion No.</th> <th rowspan="2">Name</th> <th rowspan="2">Interrupt Source</th> <th colspan="5">Connected to</th> </tr> <tr> <th>NVIC</th> <th>HW-RTOS</th> <th>DMAC</th> <th>Real-Time Port</th> <th>Timer TAUJ2 /TAUD</th> </tr> </thead> <tbody> <tr> <td>54</td> <td>INTETHSW</td> <td>Ether SWITCH Timer interrupt</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> </tr> <tr> <td>55</td> <td>INTETHSWDLR</td> <td>Ether SWITCH DLR interrupt</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> </tr> <tr> <td>56</td> <td>INTETHSWSYNC</td> <td>Ether SWITCH SYNC interrupt</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> </tr> </tbody> </table> <p>I/O Signals of Ethernet Switch (Excluding MII Pins)</p> <table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Function</th> <th>Shared Port</th> <th>Active</th> </tr> </thead> <tbody> <tr> <td>ETHSWSYNCOUT</td> <td>O</td> <td>EtherSwitch event output</td> <td>P24</td> <td>High</td> </tr> </tbody> </table>	Excep-tion No.	Name	Interrupt Source	Connected to					NVIC	HW-RTOS	DMAC	Real-Time Port	Timer TAUJ2 /TAUD	54	INTETHSW	Ether SWITCH Timer interrupt	○	○	○	○	○	55	INTETHSWDLR	Ether SWITCH DLR interrupt	○	○	○	○	○	56	INTETHSWSYNC	Ether SWITCH SYNC interrupt	○	○	○	○	○	Pin Name	I/O	Function	Shared Port	Active	ETHSWSYNCOUT	O	EtherSwitch event output	P24	High
Excep-tion No.	Name	Interrupt Source	Connected to																																															
			NVIC	HW-RTOS	DMAC	Real-Time Port	Timer TAUJ2 /TAUD																																											
54	INTETHSW	Ether SWITCH Timer interrupt	○	○	○	○	○																																											
55	INTETHSWDLR	Ether SWITCH DLR interrupt	○	○	○	○	○																																											
56	INTETHSWSYNC	Ether SWITCH SYNC interrupt	○	○	○	○	○																																											
Pin Name	I/O	Function	Shared Port	Active																																														
ETHSWSYNCOUT	O	EtherSwitch event output	P24	High																																														

No.60 11.1 Features

Notation of pin functions unified

V1.00		V2.00	
Page	Description	Page	Description
11-2	<p>[11.1 Features]</p> <ul style="list-style-type: none"> • Static memory control <ul style="list-style-type: none"> – SRAM (synchronous, asynchronous), external I/O connection – Four chip select signals (CSZ0 to CSZ3) can be used. CSZ0: 1000_0000H to 13FF_FFFFH (64 MB) CSZ1: 1400_0000H to 17FF_FFFFH (64 MB) CSZ2: 1800_0000H to 1BFF_FFFFH (64 MB) CSZ3: 1C00_0000H to 1FFF_FFFFH (64 MB) • Programmable wait • Memory access frequency setting (1/2 to 1/6 the frequency of 100 MHz) • Up to four wait signals (WAITZ, WAITZ1 to WAITZ3) can be used. • Up to 16 bursts can be transferred. <p>Remark: CS areas can be assigned to the area between addresses 1000_0000H and 1FFF_FFFFH by using the SMADSEL register. (Specifiable in 16 MB units)</p> <ul style="list-style-type: none"> • WAITZ signal control <ul style="list-style-type: none"> – Up to four WAITZ signals can be used (WAITZ, WAITZ1 to 3). – The active level of the WAITZ signal can be changed. • BUSCLK signal masking <ul style="list-style-type: none"> – Output the BUSCLK signal only when the CSZx signal is active. • Write enable control <ul style="list-style-type: none"> – Keep the WRZx signal active while the CSZx signal is active. • Control of data read timing: Read data and WAIT signal <ul style="list-style-type: none"> – Read data and the WAITZx signal are taken in at the rising edge of BUSCLK. – Read data and the WAITZx signal are taken in at the falling edge of BUSCLK. 	11-1 11-2	<p>[11.1 Features]</p> <ul style="list-style-type: none"> • Static memory control <ul style="list-style-type: none"> – SRAM (synchronous, asynchronous), external I/O connection – Four chip select signals (CSZ0 to CSZ3) can be used. CSZ0: 1000_0000H to 13FF_FFFFH (64 MB) CSZ1: 1400_0000H to 17FF_FFFFH (64 MB) CSZ2: 1800_0000H to 1BFF_FFFFH (64 MB) CSZ3: 1C00_0000H to 1FFF_FFFFH (64 MB) • Programmable wait • Memory access frequency setting (1/2 to 1/6 the frequency of 100 MHz) • Up to four wait signals (WAITZ, WAITZ1 to WAITZ3) can be used. • Up to 16 bursts can be transferred. <p>Remark: Chip select areas can be assigned to the area between addresses 1000_0000H and 1FFF_FFFFH by using the SMADSEL register. (Specifiable in 16 MB units)</p> <ul style="list-style-type: none"> • Wait signal control <ul style="list-style-type: none"> – Up to four wait signals (WAITZ, WAITZ1 to 3) can be input. – The active level of the wait signal can be changed. • BUSCLK signal masking <ul style="list-style-type: none"> – Output the BUSCLK signal only while the CSZ0 to CSZ3 signal is active. • Write enable control <ul style="list-style-type: none"> – Keep the WRZ0 to WRZ3 signal active while the CSZ0 to CSZ3 signal is active. • Control of data read timing: Read data and wait signals <ul style="list-style-type: none"> – Read data and the wait signals (WAITZ, WAITZ1 to WAITZ3) are fetched at the rising edge of BUSCLK. – Read data and the wait signals (WAITZ, WAITZ1 to WAITZ3) are fetched at the falling edge of BUSCLK

No.61 11.2 Control Registers

Register name and symbol modified, non-supported register (SMCBUFMD) deleted

V1.00			V2.00		
Page	Description		Page	Description	
11-3	[11.2 Control Registers]		11-3	[11.2 Control Registers]	
	Table 11.1 Synchronous Burst Access Memory Controller Control Registers			Table 11.1 Synchronous Burst Access Memory Controller Control Registers	
	WAITZ select register	WAITZSEL BASE + 0108H		Wait signals select register	WAITZSEL BASE + 0108H
	Synchronous burst access memory controller area select register 0	SMADSEL0 BASE + 0110H		Synchronous burst access memory controller area select register 0	SMADSEL0 BASE + 0110H
	Synchronous burst access memory controller area select register 1	SMADSEL1 BASE + 0114H		Synchronous burst access memory controller area select register 1	SMADSEL1 BASE + 0114H
	Synchronous burst access memory controller area select register 2	SMADSEL2 BASE + 0118H		Synchronous burst access memory controller area select register 2	SMADSEL2 BASE + 0118H
	Synchronous burst access memory controller area select register 3	SMADSEL3 BASE + 011CH		Synchronous burst access memory controller area select register 3	SMADSEL3 BASE + 011CH
	BUSCLK division setting register	BCLKSEL BASE + 0120H		Bus clock division setting register	BCLKSEL BASE + 0120H
	Synchronous burst access memory controller operation setting register	SMC352MD BASE + 0124H		Synchronous burst access memory controller operation setting register	SMC352MD BASE + 0124H
	SMC352 buffer control register	SMCBUFMD BASE + 0128H		Synchronous burst access memory controller direct command register	DIRECT_CMD 400A 8010H
	SMC direct command register	DIRECT_CMD 400A 8010H		Synchronous burst access memory controller cycle setting register	SET_CYCLES 400A 8014H
	SMC cycle setting register	SET_CYCLES 400A 8014H		Synchronous burst access memory controller mode setting register	SET_OPMODE 400A 8018H
	SMC mode setting register	SET_OPMODE 400A 8018H		Synchronous burst access memory controller refresh setting register	REF_PERIOD0 400A 8020H
	SMC refresh setting register	REF_PERIOD0 400A 8020H		Synchronous burst access memory controller CSZ0 cycle register	SRAM_CYCLES0_0 400A 8100H
	SMC CS0 cycle register	SRAM_CYCLES0_0 400A 8100H		Synchronous burst access memory controller CSZ0 mode register	OPMODE0_0 400A 8104H
	SMC CS0 mode register	OPMODE0_0 400A 8104H		Synchronous burst access memory controller CSZ1 cycle register	SRAM_CYCLES0_1 400A 8120H
	SMC CS1 cycle register	SRAM_CYCLES0_1 400A 8120H		Synchronous burst access memory controller CSZ1 mode register	OPMODE0_1 400A 8124H
	SMC CS1 mode register	OPMODE0_1 400A 8124H		Synchronous burst access memory controller CSZ2 cycle register	SRAM_CYCLES0_2 400A 8140H
	SMC CS2 cycle register	SRAM_CYCLES0_2 400A 8140H		Synchronous burst access memory controller CSZ2 mode register	OPMODE0_2 400A 8144H
	SMC CS2 mode register	OPMODE0_2 400A 8144H		Synchronous burst access memory controller CSZ3 cycle register	SRAM_CYCLES0_3 400A 8160H
	SMC CS3 cycle register	SRAM_CYCLES0_3 400A 8160H		Synchronous burst access memory controller CSZ3 mode register	OPMODE0_3 400A 8164H
	SMC CS3 mode register	OPMODE0_3 400A 8164H			

No.62 11.2.1 Wait Signal Selection Register (WAITZSEL)
Register name modified, notation of pin functions unified

V1.00			V2.00		
Page	Description		Page	Description	
11-4	[11.2.1 WAITZ Selection Register (WAITZSEL)]		11-4 11-5	[11.2.1 Wait Signals Selection Register (WAITZSEL)]	
	Bit Position	Bit name	Function		
	27 to 16	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.		
	31 to 28	ESWT3 to ESWT0	Select the active level of the WAITZ input signals. 0: Active low 1: Active high		31 to 28 ESWT3 to ESWT0 Select the active level of the wait input signals (WAITZ, WAITZ1 to WAITZ3). 0: Active low 1: Active high
	15 to 12	WSEL3n	Specify whether to enable the WAITZ3 input signal for each CSZ area. 0000: Use the WAITZ3 pin as the WAIT pin xxx1: Enable input from the WAITZ pin for access to the CSZ0 area. xx1x: Enable input from the WAITZ pin for access to the CSZ1 area. x1xx: Enable input from the WAITZ pin for access to the CSZ2 area. 1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		27 to 16 - Reserved. When writing to these bit, write 0. When read, 0 is returned.
	11 to 8	WSEL2n	Specify whether to enable the WAITZ2 input signal for each CSZ area. 0000: Use the WAITZ2 pin as the WAIT pin xxx1: Enable input from the WAITZ pin for access to the CSZ0 area. xx1x: Enable input from the WAITZ pin for access to the CSZ1 area. x1xx: Enable input from the WAITZ pin for access to the CSZ2 area. 1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		15 to 12 WSEL3n Specify whether to enable the WAITZ3 input signal for each chip select area. 0000: Use the WAITZ3 pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.
	7 to 4	WSEL1n	Specify whether to enable the WAITZ1 input signal for each CSZ area. 0000: Use the WAITZ1 pin as the WAIT pin xxx1: Enable input from the WAITZ pin for access to the CSZ0 area. xx1x: Enable input from the WAITZ pin for access to the CSZ1 area. x1xx: Enable input from the WAITZ pin for access to the CSZ2 area. 1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		11 to 8 WSEL2n Specify whether to enable the WAITZ2 input signal for each chip select area. 0000: Use the WAITZ2 pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.
	Remark: m = 0 to 3 n = 0 to 3				7 to 4 WSEL1n Specify whether to enable the WAITZ1 input signal for each chip select area. 0000: Use the WAITZ1 pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.
					3 to 0 WSEL0n Specify whether to enable the WAITZ input signal for each chip select area. 0000: Use the WAITZ pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.
					Remark: n = 0 to 3

No.63 11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)

Caution modified

V1.00		V2.00	
Page	Description	Page	Description
11-6	<p>[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]</p> <p>Caution: Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.</p>	11-6	<p>[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]</p> <p>Caution: When setting these registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.</p>

No.64 11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)

Caution modified, remark 2 added

V1.00		V2.00	
Page	Description	Page	Description
11-7	<p>[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]</p> <p>Cautions 1. The total size of all CSZ areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CSZ areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. 4. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.</p> <p>Remark: Example of address area calculation Base address ([31:24]) = access address [31:24] and size value [7:0] If the CSZ1 area is allocated from addresses 1300 0000H to 13FF FFFFH SMADSEL1: 1300_00FFH If the CSZ1 area is allocated from addresses 1800 0000H to 1FFF FFFFH SMADSEL1: 1800_00F8H</p>	11-7	<p>[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]</p> <p>Cautions 1. The total size of all CSZn areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CSZn areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. 4. When setting these registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.</p> <p>Remarks 1. Example of address area calculation Base address ([31:24]) = access address [31:24] and size value [7:0] If the CSZ1 area is allocated from addresses 1300 0000H to 13FF FFFFH SMADSEL1: 1300_00FFH If the CSZ1 area is allocated from addresses 1800 0000H to 1FFF FFFFH SMADSEL1: 1800_00F8H</p> <p>2. n = 0 to 3</p>

No.65 11.2.3 Bus Clock Division Setting Register (BCLKSEL)

Register name modified, supplementary description added, unnecessary description deleted, external memory area explicitly noted

V1.00			V2.00																				
Page	Description		Page	Description																			
11-8	<p>[11.2.3 BUSCLK Division Setting Register (BCLKSEL)] This register is used to divide BUSCLK for the external memory interface used for the synchronous burst access memory controller. A division factor of 2 to 6 can be specified.</p> <p>Cautions 1. This register is only writable after protection has been released by a special sequence of writing to the system protection command register (SYSPCMD). For how to release protection, see the description of the system protection command register (SYSPCMD). No special sequence is required for reading the register.</p> <p>2. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 4</td> <td>-</td> <td>Reserved. When writing to these bits, write 0. When read, 0 is returned.</td> </tr> <tr> <td>3 to 0</td> <td>BCLK2 to 0</td> <td>Select the division factor of BUSCLK used by the external memory interface. 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (initial value) (Duty ratio: High 1, Low 1) Other than above: Setting prohibited</td> </tr> </tbody> </table>		Bit Position	Bit Name	Function	31 to 4	-	Reserved. When writing to these bits, write 0. When read, 0 is returned.	3 to 0	BCLK2 to 0	Select the division factor of BUSCLK used by the external memory interface. 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (initial value) (Duty ratio: High 1, Low 1) Other than above: Setting prohibited	11-8	<p>[11.2.3 Bus Clock Division Setting Register (BCLKSEL)] This register is used to frequency-divide the internal bus clock and BUSCLK pin (100 MHz) when the synchronous burst access memory controller is used. The division ratio ranges from divided by 2 to divided by 6.</p> <p>Cautions 1. This register is only writable after protection has been released by a special sequence of writing to the system protection command register (SYSPCMD). For how to release protection, see the description of the system protection command register (SYSPCMD). No special sequence is required for reading the register.</p> <p>2. When setting this register, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 4</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>3 to 0</td> <td>BCLK2 to 0</td> <td>Select the division ratio of the internal bus clock and the BUSCLK pin (100 MHz). 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (Duty ratio: High 1, Low 1) (initial value) Other than above: Setting prohibited</td> </tr> </tbody> </table>		Bit Position	Bit name	Function	31 to 4	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	3 to 0	BCLK2 to 0	Select the division ratio of the internal bus clock and the BUSCLK pin (100 MHz). 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (Duty ratio: High 1, Low 1) (initial value) Other than above: Setting prohibited
Bit Position	Bit Name	Function																					
31 to 4	-	Reserved. When writing to these bits, write 0. When read, 0 is returned.																					
3 to 0	BCLK2 to 0	Select the division factor of BUSCLK used by the external memory interface. 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (initial value) (Duty ratio: High 1, Low 1) Other than above: Setting prohibited																					
Bit Position	Bit name	Function																					
31 to 4	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																					
3 to 0	BCLK2 to 0	Select the division ratio of the internal bus clock and the BUSCLK pin (100 MHz). 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (Duty ratio: High 1, Low 1) (initial value) Other than above: Setting prohibited																					

No.66 11.2.4 Synchronous Burst Access Memory Controller Operation MODE Setting Register (SMC352MD)

Register name changed, description for the SMCCLKTH bit modified, external memory area explicitly noted, notation of pin functions unified

V1.00		V2.00																																											
Page	Description	Page	Description																																										
11-9	<p>[11.2.4 Synchronous Burst Access Memory Controller Operation Setting Register (SMC352MD)]</p> <p>Caution 2 Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 5</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>4</td> <td>MAGTD1</td> <td>Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.</td> </tr> <tr> <td>3</td> <td>MAGTD0</td> <td>Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.</td> </tr> <tr> <td>2</td> <td>SMCRDLTH</td> <td>Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.</td> </tr> <tr> <td>1</td> <td>SMCWETH</td> <td>Select the SRAM WRZn output mode. 0: SRAM WRZn stays active during the period specified by the T_WP bit of the SET_CYCLE register. 1: After WRZn is asserted, SRAM WRZn stays active while the CS signal is active.</td> </tr> <tr> <td>0</td> <td>SMCCLKTH</td> <td>Select the SRAM clock output mode. 0: The SMC clock output signal is output as is. 1: The clock signal is output only while the CS signal is active.</td> </tr> </tbody> </table>	Bit Position	Bit name	Function	31 to 5	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	4	MAGTD1	Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.	3	MAGTD0	Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.	2	SMCRDLTH	Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.	1	SMCWETH	Select the SRAM WRZn output mode. 0: SRAM WRZn stays active during the period specified by the T_WP bit of the SET_CYCLE register. 1: After WRZn is asserted, SRAM WRZn stays active while the CS signal is active.	0	SMCCLKTH	Select the SRAM clock output mode. 0: The SMC clock output signal is output as is. 1: The clock signal is output only while the CS signal is active.	11-9	<p>[11.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMC352MD)]</p> <p>Caution 2 When setting this register, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 5</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>4</td> <td>MAGTD1</td> <td>Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.</td> </tr> <tr> <td>3</td> <td>MAGTD0</td> <td>Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.</td> </tr> <tr> <td>2</td> <td>SMCRDLTH</td> <td>Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.</td> </tr> <tr> <td>1</td> <td>SMCWETH</td> <td>Select the SRAM WRZ0 to WRZ3 output mode. 0: SRAM WRZ0 to WRZ3 stays active during the period specified by the T_WP bit of the SET_CYCLES register. 1: After WRZ0 to WRZ3 is asserted, SRAM WRZ0 to WRZ3 stays active while the CSZ to CSZ3 signal is active.</td> </tr> <tr> <td>0</td> <td>SMCCLKTH</td> <td>Select the SRAM BUSCLK output mode. 0: The internal clock signal of the synchronous burst access memory controller is output as is. 1: The clock signal is output only while the CSZ0 to CSZ3 signal is active. The timing examples in each mode are shown in 11.3.1(2), BUSCLK Masking.</td> </tr> </tbody> </table>	Bit Position	Bit name	Function	31 to 5	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	4	MAGTD1	Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.	3	MAGTD0	Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.	2	SMCRDLTH	Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.	1	SMCWETH	Select the SRAM WRZ0 to WRZ3 output mode. 0: SRAM WRZ0 to WRZ3 stays active during the period specified by the T_WP bit of the SET_CYCLES register. 1: After WRZ0 to WRZ3 is asserted, SRAM WRZ0 to WRZ3 stays active while the CSZ to CSZ3 signal is active.	0	SMCCLKTH	Select the SRAM BUSCLK output mode. 0: The internal clock signal of the synchronous burst access memory controller is output as is. 1: The clock signal is output only while the CSZ0 to CSZ3 signal is active. The timing examples in each mode are shown in 11.3.1(2), BUSCLK Masking.
Bit Position	Bit name	Function																																											
31 to 5	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																																											
4	MAGTD1	Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.																																											
3	MAGTD0	Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.																																											
2	SMCRDLTH	Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.																																											
1	SMCWETH	Select the SRAM WRZn output mode. 0: SRAM WRZn stays active during the period specified by the T_WP bit of the SET_CYCLE register. 1: After WRZn is asserted, SRAM WRZn stays active while the CS signal is active.																																											
0	SMCCLKTH	Select the SRAM clock output mode. 0: The SMC clock output signal is output as is. 1: The clock signal is output only while the CS signal is active.																																											
Bit Position	Bit name	Function																																											
31 to 5	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																																											
4	MAGTD1	Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.																																											
3	MAGTD0	Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.																																											
2	SMCRDLTH	Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.																																											
1	SMCWETH	Select the SRAM WRZ0 to WRZ3 output mode. 0: SRAM WRZ0 to WRZ3 stays active during the period specified by the T_WP bit of the SET_CYCLES register. 1: After WRZ0 to WRZ3 is asserted, SRAM WRZ0 to WRZ3 stays active while the CSZ to CSZ3 signal is active.																																											
0	SMCCLKTH	Select the SRAM BUSCLK output mode. 0: The internal clock signal of the synchronous burst access memory controller is output as is. 1: The clock signal is output only while the CSZ0 to CSZ3 signal is active. The timing examples in each mode are shown in 11.3.1(2), BUSCLK Masking.																																											

No.67 11.2.5 SMC352 Buffer Control Register(SMCBUFMD)

Section deleted

V1.00		V2.00	
Page	Description	Page	Description
11-9	[11.2.5 SMC352 Buffer Control Register (SMCBUFMD)]	-	(concerned section deleted)

No.68 11.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)

Register names in the description modified, remark added, notation of pin functions unified

V1.00		V2.00																									
Page	Description	Page	Description																								
11-11	<p>[11.2.6 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)] This register is used to apply the values set to the cycle setting register (SET_CYCLE) and mode setting register (SET_OPMODE) to the SET_CYCLE register and SET_OPMODE register in each CS area. By writing to this register, the values to these registers are applied to the corresponding registers in each CS area.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 26, 20 to 0</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>25 to 23</td> <td>CHIP_NMBR</td> <td>Specify the CS number. 000: Apply values to the CS0 registers. 001: Apply values to the CS1 registers. 010: Apply values to the CS2 registers. 011: Apply values to the CS3 registers. 1xx: Setting prohibited</td> </tr> <tr> <td>22, 21</td> <td>CMD_TYPE</td> <td>Specify the command type. 10: Register update Other than above: Setting prohibited</td> </tr> </tbody> </table>	Bit Position	Bit name	Function	31 to 26, 20 to 0	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	25 to 23	CHIP_NMBR	Specify the CS number. 000: Apply values to the CS0 registers. 001: Apply values to the CS1 registers. 010: Apply values to the CS2 registers. 011: Apply values to the CS3 registers. 1xx: Setting prohibited	22, 21	CMD_TYPE	Specify the command type. 10: Register update Other than above: Setting prohibited	11-10	<p>[11.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)] This register is used to apply the values set in the synchronous burst access memory controller cycle setting register (SET_CYCLES) and synchronous burst access memory controller mode setting register (SET_OPMODE) to the synchronous burst access memory controller CSZn cycle register (SRAM_CYCLES0_n) and synchronous burst access memory controller CSZn mode register (OPMODE0_n) in each chip select area. By writing to this register, the values in these registers are applied to the corresponding registers in each chip select area.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 26, 20 to 0</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>25 to 23</td> <td>CHIP_NMBR</td> <td>Select the chip select area to which the register values are applied. 000: Apply values to the CSZ0 registers. 001: Apply values to the CSZ1 registers. 010: Apply values to the CSZ2 registers. 011: Apply values to the CSZ3 registers. 1xx: Setting prohibited</td> </tr> <tr> <td>22, 21</td> <td>CMD_TYPE</td> <td>Specify the command type. 10: Register update Other than above: Setting prohibited</td> </tr> </tbody> </table> <p>Remark: n = 0 to 3</p>	Bit Position	Bit name	Function	31 to 26, 20 to 0	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	25 to 23	CHIP_NMBR	Select the chip select area to which the register values are applied. 000: Apply values to the CSZ0 registers. 001: Apply values to the CSZ1 registers. 010: Apply values to the CSZ2 registers. 011: Apply values to the CSZ3 registers. 1xx: Setting prohibited	22, 21	CMD_TYPE	Specify the command type. 10: Register update Other than above: Setting prohibited
Bit Position	Bit name	Function																									
31 to 26, 20 to 0	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																									
25 to 23	CHIP_NMBR	Specify the CS number. 000: Apply values to the CS0 registers. 001: Apply values to the CS1 registers. 010: Apply values to the CS2 registers. 011: Apply values to the CS3 registers. 1xx: Setting prohibited																									
22, 21	CMD_TYPE	Specify the command type. 10: Register update Other than above: Setting prohibited																									
Bit Position	Bit name	Function																									
31 to 26, 20 to 0	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																									
25 to 23	CHIP_NMBR	Select the chip select area to which the register values are applied. 000: Apply values to the CSZ0 registers. 001: Apply values to the CSZ1 registers. 010: Apply values to the CSZ2 registers. 011: Apply values to the CSZ3 registers. 1xx: Setting prohibited																									
22, 21	CMD_TYPE	Specify the command type. 10: Register update Other than above: Setting prohibited																									

No.69 11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)

Register name modified, notation of pin functions unified

V1.00			V2.00																																						
Page	Description		Page	Description																																					
11-12	<p>[11.2.7 Cycle Setting Register (SET_CYCLE)] This register is used to specify the clock cycles used for access to SRAM. Specify values in this register and SMC mode setting register, and then apply the values to each CS area by using the SMC direct command register.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 21</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>20</td> <td>WE_TIME</td> <td>Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CS signal is asserted. 1: The same time as the CSZ signal is asserted.</td> </tr> <tr> <td>19 to 17</td> <td>T_TR</td> <td>Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another CS area - The turnaround time is always inserted in multiplexed bus mode.</td> </tr> <tr> <td>16 to 14</td> <td>T_PC</td> <td>Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles</td> </tr> <tr> <td>13 to 11</td> <td>T_WP</td> <td>Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.</td> </tr> </tbody> </table>		Bit Position	Bit name	Function	31 to 21	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	20	WE_TIME	Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CS signal is asserted. 1: The same time as the CSZ signal is asserted.	19 to 17	T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another CS area - The turnaround time is always inserted in multiplexed bus mode.	16 to 14	T_PC	Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles	13 to 11	T_WP	Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.	11-11	<p>[11.2.6 11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)] This register is used to specify the clock cycles used for access to SRAM. Specify values in this register and synchronous burst access memory controller mode setting register (SET_OPMODE), and then apply the values to each chip select area by using the synchronous burst access memory controller direct command register (DIRECT_CMD).</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 21</td> <td>-</td> <td>Reserved. When writing to these bit, write 0. When read, 0 is returned.</td> </tr> <tr> <td>20</td> <td>WE_TIME</td> <td>Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CSZ0 to CSZ3 signal is asserted. 1: The same time as the CSZ0 to CSZ3 signal is asserted.</td> </tr> <tr> <td>19 to 17</td> <td>T_TR</td> <td>Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another chip select area - The turnaround time is always inserted in multiplexed bus mode.</td> </tr> <tr> <td>16 to 14</td> <td>T_PC</td> <td>Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles</td> </tr> <tr> <td>13 to 11</td> <td>T_WP</td> <td>Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CSZ0 to CSZ3 signal is active, regardless of the value set to the T_WP signal.</td> </tr> </tbody> </table>		Bit Position	Bit name	Function	31 to 21	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	20	WE_TIME	Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CSZ0 to CSZ3 signal is asserted. 1: The same time as the CSZ0 to CSZ3 signal is asserted.	19 to 17	T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another chip select area - The turnaround time is always inserted in multiplexed bus mode.	16 to 14	T_PC	Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles	13 to 11	T_WP	Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CSZ0 to CSZ3 signal is active, regardless of the value set to the T_WP signal.
Bit Position	Bit name	Function																																							
31 to 21	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																																							
20	WE_TIME	Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CS signal is asserted. 1: The same time as the CSZ signal is asserted.																																							
19 to 17	T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another CS area - The turnaround time is always inserted in multiplexed bus mode.																																							
16 to 14	T_PC	Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles																																							
13 to 11	T_WP	Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.																																							
Bit Position	Bit name	Function																																							
31 to 21	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.																																							
20	WE_TIME	Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CSZ0 to CSZ3 signal is asserted. 1: The same time as the CSZ0 to CSZ3 signal is asserted.																																							
19 to 17	T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another chip select area - The turnaround time is always inserted in multiplexed bus mode.																																							
16 to 14	T_PC	Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles																																							
13 to 11	T_WP	Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle ... 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CSZ0 to CSZ3 signal is active, regardless of the value set to the T_WP signal.																																							

No.70 11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)

Note to the T_WC and T_RC bits moved to Note 2, notation of pin functions unified, supplementary descriptions added to the T_CEOE, T_WC, and T_RC bits, notation of pin functions unified

V1.00			V2.00				
Page	Description		Page	Description			
11-13	[11.2.7 Cycle Setting Register (SET_CYCLE)]		11-12	[11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)]			
	Bit Position	Bit name	Function		Bit Position	Bit name	Function
	10 to 8	T_CEOE	<p>Specify when to assert the RDZ signal. (tCEOE) Note</p> <p>000: Setting prohibited</p> <p>001: 1 clock cycle after the CS signal is asserted</p> <p>...</p> <p>111: 7 clock cycles after the CS signal is asserted</p>		10 to 8	T_CEOE	<p>Specify the time from assertion of the CSZ0 to CSZ3 signal to assertion of the RDZ signal. (tCEOE^{Note1})</p> <p>000: Setting prohibited</p> <p>001: The RDZ signal is asserted 1 clock cycle after the CSZ0 to CSZ3 signal is asserted.</p> <p>...</p> <p>111: The RDZ signal is asserted 7 clock cycles after the CSZ0 to CSZ3 signal is asserted.</p>
	7 to 4	T_WC	<p>Specify when to start writing data. (tWC)</p> <p>000x: Setting prohibited</p> <p>0010: 2 clock cycles after the CS signal is asserted</p> <p>...</p> <p>1111: 15 clock cycles after the CS signal is asserted</p> <p>Caution: Setting 2 clock cycles is prohibited in multiplexed bus mode.</p> <p>Specify a setting from 0011 to 1111.</p>		7 to 4	T_WC ^{Note3}	<p>Specify the time from assertion of the CSZ0 to CSZ3 signal to the start of writing. (tWC^{Note2})</p> <p>000x: Setting prohibited</p> <p>0010: Writing starts 2 clock cycles after the CSZ0 to CSZ3 signal is asserted.</p> <p>...</p> <p>1111: Writing starts 15 clock cycles after the CSZ0 to CSZ3 signal is asserted.</p> <p>In single access, the value set in T_WC is the period where the CSZ0 to CSZ3 signal is asserted.</p>
	3 to 0	T_RC	<p>Specify when to start reading data. (tRC)</p> <p>000x: Setting prohibited</p> <p>0010: 2 clock cycles after the CS signal is asserted</p> <p>...</p> <p>1111: 15 clock cycles after the CS signal is asserted</p> <p>Caution: Setting 2 clock cycles is prohibited in multiplexed bus mode.</p> <p>Specify a setting from 0011 to 1111.</p>		3 to 0	T_RC ^{Note4}	<p>Specify the time from assertion of the CSZ0 to CSZ3 signal to the start of reading. (tRC^{Note2})</p> <p>000x: Setting prohibited</p> <p>0010: Reading starts 2 clock cycles after the CSZ0 to CSZ3 signal is asserted.</p> <p>...</p> <p>1111: Reading starts 15 clock cycles after the CSZ0 to CSZ3 signal is asserted.</p> <p>In single access, the value set in T_RC is the period where the CSZ0 to CSZ3 signal is asserted.</p>
	<p>Note: A setup in the following ranges is recommended for bus fight prevention at the time of multiplexer mode.</p> <ul style="list-style-type: none"> - Asynchronous access mode: Set up in the range from 011 to 111. - Synchronous access mode: Set up in the range from 010 to 111. 				<p>Notes 1. A setup in the following ranges is recommended for bus fight prevention at the time of multiplexer mode.</p> <ul style="list-style-type: none"> - Asynchronous access mode: Set up in the range from 011 to 111. - Synchronous access mode: Set up in the range from 010 to 111. 		
					<p>2. Setting 2 clock cycles is prohibited in multiplexed bus mode.</p> <p>Specify a setting from 0011 to 1111.</p>		
					<p>3. When a wait occurs, the write cycle is extended for a period during which the wait signal is asserted. For details, see Figure 11.23, Synchronous SRAM, Separate Bus Mode, Burst Write Access (4-beat), ADVZ Enabled.</p>		
					<p>4. When a wait occurs, the read cycle is extended for a period during which the wait signal is asserted. For details, see Figure 11.22, Synchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled.</p>		

No.71 11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)

Register names in the description modified, description for the ADV bit modified, note for the WR_BL bit changed to an independent note, notation of pin functions unified

V1.00			V2.00																																												
Page	Description		Page	Description																																											
11-14	<p>[11.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)]</p> <p>This register is used to specify the mode for access to SRAM. Specify values in this register and SMC cycle setting register, and then apply the values to each CS area by using the SMC direct command register.</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 16</td> <td>-</td> <td>Reserved. When writing to these bit, write 0.</td> </tr> <tr> <td>15 to 13</td> <td>BURST_ALIGN</td> <td>Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited</td> </tr> <tr> <td>12</td> <td>BLS_TIME</td> <td>Specify when to assert the BENZ signal. 0: The same time as the CSZ signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)</td> </tr> <tr> <td>11</td> <td>ADV</td> <td>Specify whether to enable or disable the ADVZ pin. 0: The ADVZ signal is fixed to high. 1: The address becomes valid when the ADVZ signal is low level. The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CS signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.</td> </tr> <tr> <td>10</td> <td>-</td> <td>Reserved. When writing to this bit, write 0.</td> </tr> <tr> <td>9 to 7</td> <td>WR_BL</td> <td>Specify the burst length for write access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous access. Other than above: Setting prohibited</td> </tr> </tbody> </table>		Bit Position	Bit name	Function	31 to 16	-	Reserved. When writing to these bit, write 0.	15 to 13	BURST_ALIGN	Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited	12	BLS_TIME	Specify when to assert the BENZ signal. 0: The same time as the CSZ signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)	11	ADV	Specify whether to enable or disable the ADVZ pin. 0: The ADVZ signal is fixed to high. 1: The address becomes valid when the ADVZ signal is low level. The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CS signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.	10	-	Reserved. When writing to this bit, write 0.	9 to 7	WR_BL	Specify the burst length for write access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous access. Other than above: Setting prohibited	11-13	<p>[11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)]</p> <p>This register is used to specify the mode for access to SRAM. Specify values in this register and synchronous burst access memory controller cycle setting register (SET_CYCLES), and then apply the values to each chip select area by using the synchronous burst access memory controller direct command register (DIRECT_CMD).</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>31 to 16</td> <td>-</td> <td>Reserved. When writing to these bit, write 0.</td> </tr> <tr> <td>15 to 13</td> <td>BURST_ALIGN</td> <td>Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited</td> </tr> <tr> <td>12</td> <td>BLS_TIME</td> <td>Specify when to assert the BENZ0 to BENZ3 signal. 0: The same time as the CSZ0 to CSZ3 signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)</td> </tr> <tr> <td>11</td> <td>ADV</td> <td>Specify whether to enable or disable the ADVZ pin. 0: Disabled (the ADVZ signal is fixed to high). 1: Enabled (the address becomes valid when the ADVZ signal is low level). The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CSZ0 to CSZ3 signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.</td> </tr> <tr> <td>10</td> <td>-</td> <td>Reserved. When writing to this bit, write 0.</td> </tr> <tr> <td>9 to 7</td> <td>WR_BL</td> <td>Specify the burst length for write access. 000: Single access^{Note} 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited</td> </tr> </tbody> </table> <p>Note: Only single access can be specified when performing asynchronous access. Otherwise, setting is prohibited.</p>		Bit Position	Bit name	Function	31 to 16	-	Reserved. When writing to these bit, write 0.	15 to 13	BURST_ALIGN	Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited	12	BLS_TIME	Specify when to assert the BENZ0 to BENZ3 signal. 0: The same time as the CSZ0 to CSZ3 signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)	11	ADV	Specify whether to enable or disable the ADVZ pin. 0: Disabled (the ADVZ signal is fixed to high). 1: Enabled (the address becomes valid when the ADVZ signal is low level). The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CSZ0 to CSZ3 signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.	10	-	Reserved. When writing to this bit, write 0.	9 to 7	WR_BL	Specify the burst length for write access. 000: Single access ^{Note} 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited
Bit Position	Bit name	Function																																													
31 to 16	-	Reserved. When writing to these bit, write 0.																																													
15 to 13	BURST_ALIGN	Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited																																													
12	BLS_TIME	Specify when to assert the BENZ signal. 0: The same time as the CSZ signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)																																													
11	ADV	Specify whether to enable or disable the ADVZ pin. 0: The ADVZ signal is fixed to high. 1: The address becomes valid when the ADVZ signal is low level. The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CS signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.																																													
10	-	Reserved. When writing to this bit, write 0.																																													
9 to 7	WR_BL	Specify the burst length for write access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous access. Other than above: Setting prohibited																																													
Bit Position	Bit name	Function																																													
31 to 16	-	Reserved. When writing to these bit, write 0.																																													
15 to 13	BURST_ALIGN	Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited																																													
12	BLS_TIME	Specify when to assert the BENZ0 to BENZ3 signal. 0: The same time as the CSZ0 to CSZ3 signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)																																													
11	ADV	Specify whether to enable or disable the ADVZ pin. 0: Disabled (the ADVZ signal is fixed to high). 1: Enabled (the address becomes valid when the ADVZ signal is low level). The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CSZ0 to CSZ3 signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.																																													
10	-	Reserved. When writing to this bit, write 0.																																													
9 to 7	WR_BL	Specify the burst length for write access. 000: Single access ^{Note} 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited																																													

No.72 11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)

Note for the RD_BL bit changed to an independent note, notation of pin functions unified

V1.00			V2.00				
Page	Description		Page	Description			
11-15	[11.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)]		11-14	[11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)]			
	Bit Position	Bit name	Function		Bit Position	Bit name	Function
	6	WR_SYNC	Specify the access mode for write access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.		6	WR_SYNC	Specify the access mode for write access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.
	5 to 3	RD_BL	Specify the burst length for read access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous page read access. Other than above: Setting prohibited		5 to 3	RD_BL	Specify the burst length for read access. 000: Single access ^{Note} 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited
	2	RD_SYNC	Specify the access mode for read access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.		2	RD_SYNC	Specify the access mode for read access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.
	1, 0	MW	Specify the data bus width. When accessing the CS0 area, the BUS32EN pin determines the data bus width regardless of the setting in this field. 00: Setting prohibited 01: 16 bits 10: 32 bits 11: Setting prohibited		1, 0	MW	Specify the data bus width. When accessing the CSZ0 area, the BUS32EN pin determines the data bus width regardless of the setting in this field. 00: Setting prohibited 01: 16 bits 10: 32 bits 11: Setting prohibited
				<p>Note: Only single access can be specified when performing asynchronous access. Otherwise, setting is prohibited.</p>			

No.73 11.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)

Caution modified

V1.00		V2.00	
Page	Description	Page	Description
11-16	<p>[11.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)] Caution: Set 0x000_0001 in this register if the SMCWETH bit of the SMC352MD register is set to 1 enabling use of the address/data signal in separate bus mode.</p>	11-15	<p>[11.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)] Caution: Set 0x0000_0001 in this register if the SMCWETH bit of the SMC352MD register is set to 1 enabling use of the address/data signal in separate bus mode.</p>

No.74 11.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLES0_n)

Register name and symbol modified

V1.00		V2.00	
Page	Description	Page	Description
11-17	<p>[11.2.10 Synchronous Burst Access Memory Controller CSn Cycle Setting Registers (SRAM_CYCLES0_n)] The setting of each bit is the same as that of the SMC cycle setting register.</p>	11-16	<p>[11.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLES0_n)] The information set in the synchronous burst access memory controller cycle setting register (SET_CYCLES) can be read from each bit.</p>

No.75 11.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_0 to OPMODE0_3)

Register name and symbol modified

V1.00		V2.00	
Page	Description	Page	Description
11-18	<p>[11.2.11 Synchronous Burst Access Memory Controller CSn Mode Registers (OPMODE0_0 to OPMODE0_3)] The value set to the SMC mode setting register can be referenced by using the lower-order 16 bits of each register.</p>	11-17	<p>[11.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_0 to OPMODE0_3)] The value set in the synchronous burst access memory controller mode setting register (SET_OPMODE) can be referenced by using the lower-order 16 bits of each register.</p>




No.76 11.2.11 Register Setup Procedure

Register symbol modified, non-supported register (DMCBUFMD) deleted, notation of pin functions unified

V1.00		V2.00	
Page	Description	Page	Description
11-19	<p>[11.2.12 Register Setup Procedure]</p> <p>Figure 11.1 Register Setup Procedure</p>	11-18	<p>[11.2.11 Register Setup Procedure]</p> <p>Figure 11.1 Register Setup Procedure</p>

No.77 11.3.1 Bus Clock Control Function

Section title and section structure modified, a diagram for BUSCLK masking operation divided into two

V1.00		V2.00	
Page	Description	Page	Description
11-20	<p>[11.3.1 Bus Clock Selection]</p> <p>When using the synchronous burst access memory controller, the bus clock for the external memory interface (BUSCLK) can be used by dividing the system clock (100 MHz). By default, the system clock is divided by 6. A division factor of 2 to 6 can be selected. The bus clock is only output during synchronous SRAM access ^{Note}.</p> <ul style="list-style-type: none"> Division ratio: 1/2, 1/3, 1/4, 1/5, 1/6 <p>Note: The bus clock is output for the CS active period + 1 cycle.</p> <p>Remark: If the system clock is divided by 3, the duty ratio of the bus clock is 33.33% high. If the system clock is divided by 5, the duty ratio of the bus clock is 40% high. For other division factors, the duty ratio of the bus clock is 50%.</p> <p>The bus clock (BUSCLK) can be output for the period in which the CSZn signal is active, which is specified by the SMC352MD register.</p>  <p>Figure 11.2 Bus Clock Mask Operation</p>	11-19	<p>[11.3.1 Bus Clock Control Function]</p> <p>(1) BUSCLK Division</p> <p>When using the synchronous burst access memory controller, the bus clock for the external memory interface (BUSCLK) can be used by dividing the system clock (100 MHz). By default, the system clock is divided by 6. A division factor of 2 to 6 can be selected. The bus clock is only output during synchronous SRAM access ^{Note}.</p> <ul style="list-style-type: none"> Division ratio: 1/2, 1/3, 1/4, 1/5, 1/6 <p>Note: The bus clock is output for the CS active period + 1 cycle.</p> <p>Remark: If the system clock is divided by 3, the duty ratio of the bus clock is 33.33% high. If the system clock is divided by 5, the duty ratio of the bus clock is 40% high. For other division factors, the duty ratio of the bus clock is 50%.</p> <p>(2) BUSCLK Masking</p> <p>The bus clock (BUSCLK) can be output for the period in which the CSZn signal is active, which is specified by the SMC352MD register.</p>  <p>Figure 11.2 Clock Output Timing Example (SMC352MD.SMCCLKTH = 0)</p>  <p>Figure 11.3 Clock Output Timing Example (SMC352MD.SMCCLKTH = 1)</p>

No.78 11.3.2 Address Output

External address pin names and size of the address space modified

V1.00			V2.00																				
Page	Description		Page	Description																			
11-20	<p>[11.3.2 Address Output] The address signal output from the synchronous burst access memory controller to the external memory differs depending on the external bus width, however, the valid address signal is always output starting from the A1 pin regardless of the bus width.</p> <table border="1"> <thead> <tr> <th>Bus Width</th> <th>Address on Memory Map (4 GB Space)</th> <th>Assignment of External Address Pins</th> </tr> </thead> <tbody> <tr> <td>32 bits</td> <td>Address28 to Address2 bits</td> <td>A27 to A1 pins</td> </tr> <tr> <td>16 bits</td> <td>Address27 to Address1 bits</td> <td>A27 to A1 pins</td> </tr> </tbody> </table>		Bus Width	Address on Memory Map (4 GB Space)	Assignment of External Address Pins	32 bits	Address28 to Address2 bits	A27 to A1 pins	16 bits	Address27 to Address1 bits	A27 to A1 pins	11-20	<p>[11.3.2 Address Output] The address signal output from the synchronous burst access memory controller to the external memory differs depending on the external bus width, however, the valid address signal is always output starting from the MA1 pin regardless of the bus width.</p> <table border="1"> <thead> <tr> <th>Bus Width</th> <th>Address on Memory Map (256 MB Space)</th> <th>Assignment of External Address Pins</th> </tr> </thead> <tbody> <tr> <td>32 bits</td> <td>Address28 to Address2 bits</td> <td>MA27 to MA1 pins</td> </tr> <tr> <td>16 bits</td> <td>Address27 to Address1 bits</td> <td>MA27 to MA1 pins</td> </tr> </tbody> </table>		Bus Width	Address on Memory Map (256 MB Space)	Assignment of External Address Pins	32 bits	Address28 to Address2 bits	MA27 to MA1 pins	16 bits	Address27 to Address1 bits	MA27 to MA1 pins
Bus Width	Address on Memory Map (4 GB Space)	Assignment of External Address Pins																					
32 bits	Address28 to Address2 bits	A27 to A1 pins																					
16 bits	Address27 to Address1 bits	A27 to A1 pins																					
Bus Width	Address on Memory Map (256 MB Space)	Assignment of External Address Pins																					
32 bits	Address28 to Address2 bits	MA27 to MA1 pins																					
16 bits	Address27 to Address1 bits	MA27 to MA1 pins																					

No.79 11.3.3 Address/Data Multiplexing Feature

Table to explain the feature added

V1.00		V2.00																														
Page	Description	Page	Description																													
11-21	<p>[11.3.3 Address/Data Multiplexing Feature] (no applicable table)</p>	11-21	<p>[11.3.3 Address/Data Multiplexing Feature]</p> <table border="1"> <thead> <tr> <th rowspan="2">External SRAM pins</th> <th colspan="2">In separate bus mode (ADMUXMODE = 0)</th> <th colspan="2">In multiplexed bus mode (ADMUXMODE = 1)</th> <th rowspan="2">Remark</th> </tr> <tr> <th>16-bit bus mode (BUS32EN = 0)</th> <th>32-bit bus mode (BUS32EN = 1)</th> <th>16-bit bus mode (BUS32EN = 0)</th> <th>32-bit bus mode (BUS32EN = 1)</th> </tr> </thead> <tbody> <tr> <td>MA27 to MA1</td> <td>Address27 to Address1</td> <td>Address28 to Address2</td> <td>Address27 to Address1</td> <td>Address28 to Address2</td> <td>The address signal is output regardless of the mode.</td> </tr> <tr> <td>MD31 to MD16</td> <td>-</td> <td>Data31 to Data16</td> <td>-</td> <td>{5'h00, Address28 to Address2}</td> <td rowspan="2">For the address output timing in multiplexed bus mode, see "11.4, Memory Access Timing Example".^{Note}</td> </tr> <tr> <td>MD15 to MD0</td> <td>Data15 to Data0</td> <td>Data15 to Data0</td> <td>Address16 to Address1 Data15 to Data0</td> <td>Data31 to Data0</td> </tr> </tbody> </table> <p>Note: Asynchronous access Read: Figure 11.10, Asynchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled Write: Figure 11.13, Asynchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled, WE_TIME = 0 Read: Figure 11.16, Synchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled Write: Figure 11.20, Synchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled</p>			External SRAM pins	In separate bus mode (ADMUXMODE = 0)		In multiplexed bus mode (ADMUXMODE = 1)		Remark	16-bit bus mode (BUS32EN = 0)	32-bit bus mode (BUS32EN = 1)	16-bit bus mode (BUS32EN = 0)	32-bit bus mode (BUS32EN = 1)	MA27 to MA1	Address27 to Address1	Address28 to Address2	Address27 to Address1	Address28 to Address2	The address signal is output regardless of the mode.	MD31 to MD16	-	Data31 to Data16	-	{5'h00, Address28 to Address2}	For the address output timing in multiplexed bus mode, see "11.4, Memory Access Timing Example". ^{Note}	MD15 to MD0	Data15 to Data0	Data15 to Data0	Address16 to Address1 Data15 to Data0	Data31 to Data0
External SRAM pins	In separate bus mode (ADMUXMODE = 0)		In multiplexed bus mode (ADMUXMODE = 1)		Remark																											
	16-bit bus mode (BUS32EN = 0)	32-bit bus mode (BUS32EN = 1)	16-bit bus mode (BUS32EN = 0)	32-bit bus mode (BUS32EN = 1)																												
MA27 to MA1	Address27 to Address1	Address28 to Address2	Address27 to Address1	Address28 to Address2	The address signal is output regardless of the mode.																											
MD31 to MD16	-	Data31 to Data16	-	{5'h00, Address28 to Address2}	For the address output timing in multiplexed bus mode, see "11.4, Memory Access Timing Example". ^{Note}																											
MD15 to MD0	Data15 to Data0	Data15 to Data0	Address16 to Address1 Data15 to Data0	Data31 to Data0																												



No.80 11.3.4 Write Enable Signal (WRZn) Cycle Extension

Register symbol modified, figure number and title added, remark added

V1.00		V2.00	
Page	Description	Page	Description
11-21	<p>[11.3.4 Write Enable Signal (WRZn) Cycle Extension]</p> <p>The write enable pin (WRZn) of the synchronous burst access memory controller is output only in the first cycle after the CSZn signal is asserted when performing synchronous access.</p>	11-22	<p>[11.3.4 Write Enable Signal (WRZn) Cycle Extension]</p> <p>The write enable pin (WRZn) of the synchronous burst access memory controller is output only in the first cycle after the chip select signal (CSZn) is asserted when performing synchronous access.</p> <p>Figure 11.4 Write Enable Signal Operation</p> <p>Remark: n = 0 to 3</p>



No.81 11.3.5 Controlling the Data Read Timing

Register symbol modified, existing remark modified, a new remark added

V1.00		V2.00	
Page	Description	Page	Description
11-22	<p>[11.3.5 Controlling the Data Read Timing]</p> <p>Remark: When asynchronous SRAM access is being performed, read data is always fetched at the rising edge of the system clock.</p>  <p>System clock (HCLK)</p> <p>CSZn</p> <p>BUSCLK</p> <p>if SMC352MD.SMCRDLTH bit = 0 DATA/WAITZ</p> <p>if SMC352MD.SMCRDLTH bit = 1 DATA/WAITZ</p>	11-23	<p>[11.3.5 Controlling the Data Read Timing]</p>  <p>System clock (HCLK)</p> <p>CSZn</p> <p>BUSCLK</p> <p>If SMC352MD.SMCRDLTH = 0 Data / Wait</p> <p>If SMC352MD.SMCRDLTH = 1 Data / Wait</p> <p>Figure 11.5 Read Data Timing Control</p> <p>Remarks 1. n = 0 to 3</p> <p>2. When operation is in asynchronous access mode, read data is always fetched at the falling edge of the system clock.</p>



No.82 11.3.6 Wait Signal Control

Notation of pin functions unified, remarks added

V1.00		V2.00	
Page	Description	Page	Description
11-23	<p>[11.3.6 WAITZ Signal Control]</p> <p>The synchronous burst access memory controller can use up to four external wait input pins (WAITZn) for CS areas. The WAITZSEL register is used to specify which external wait input pin is to be assigned to which CS area. It is also possible to assign one WAITZ pin to all four CS areas.</p> <p>(1) Connection example 1 Four external devices are connected. The WAIT signals are connected by using WAITZ via wired OR logic.</p> 	11-24	<p>[11.3.6 Wait Signal Control]</p> <p>The synchronous burst access memory controller can use up to four external wait input pins (WAITZ, WAITZ1 to WAITZ3) chip select areas. The WAITZSEL register is used to specify which external wait input pin is to be assigned to which chip select area. It is also possible to assign one wait pin to all four chip select areas.</p> <p>For how to connect an R-IN32M4-CL2, the external devices, and external memory interface pins, refer to the R-IN32M4-CL2 User's Manual: Board Design.</p> <p>(1) Connection example 1 Four external devices are connected. The wait signals are connected by using WAITZ via wired OR logic.</p>  <div style="border: 1px solid cyan; padding: 5px; margin-top: 10px;"> <p>Remarks: The settings of the wait signals selection register are as follows.</p> <p>WAITZSEL.WSEL0[3:0] = 1111B</p> <p>WAITZSEL.WSEL1[3:0] = 0000B</p> <p>WAITZSEL.WSEL2[3:0] = 0000B</p> <p>WAITZSEL.WSEL3[3:0] = 0000B</p> </div>

No.83 11.3.6 Wait Signal Control

Notation of pin functions unified, remarks added

V1.00		V2.00	
Page	Description	Page	Description
11-24	<p>[11.3.6 WAITZ Signal Control] (2) Connection example 2 Four external devices are connected. The WAIT signals are connected individually.</p> 	11-25	<p>[11.3.6 Wait Signal Control] (2) Connection example 2 Four external devices are connected. The wait signals are connected individually.</p>  <div style="border: 1px solid cyan; padding: 5px; margin-top: 10px;"> <p>Remarks: The settings of the wait signals selection register are as follows.</p> <p>WAITZSEL.WSEL0[3:0] = 0001B</p> <p>WAITZSEL.WSEL1[3:0] = 0010B</p> <p>WAITZSEL.WSEL2[3:0] = 0100B</p> <p>WAITZSEL.WSEL3[3:0] = 1000B</p> </div>

No.84 11.3.6 Wait Signal Control

Notation of pin functions unified, remark 2 added

V1.00		V2.00	
Page	Description	Page	Description
11-25	<p>[11.3.6 WAITZ Signal Control] (3) Connection example 3 Three external devices are connected. The WAIT signals are connected individually. CSZ2 is not used. Assignment of the WAIT pins is changed.</p> <p>Remark: The WAITZSEL register can be used to select which interrupt corresponds to which chip select signal.</p>	11-26	<p>[11.3.6 Wait Signal Control] (3) Connection example 3 Three external devices are connected. The wait signals are connected individually. CSZ2 is not used. Assignment of the wait pins is changed.</p> <p>Remarks 1. The wait signals selection register (WAITZSEL) can be used to select which interrupt corresponds to which chip select signal.</p> <p>2. The settings of the wait signals selection register are as follows. WAITZSEL.WSEL0[3:0] = 0001B WAITZSEL.WSEL1[3:0] = 1000B WAITZSEL.WSEL2[3:0] = 0000B WAITZSEL.WSEL3[3:0] = 0100B</p>

No.85 11.3.8 Switching External Memory Area Mapping

Notation of pin functions unified, notations in the cautions unified

V1.00		V2.00	
Page	Description	Page	Description
11-26	<p>[11.3.8 Specify the Operation Mode of the Synchronous Burst Access Memory Controller] For the synchronous burst access memory controller, the address map and size of the CS areas can be changed by using the SMADSEL0 to SMADSEL3 registers.</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. The total size of all the CS areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CS areas must not overlap. Specify base addresses and sizes such that the CS areas do not overlap 4. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them. 	11-28	<p>[11.3.8 Switching External Memory Area Mapping] For the synchronous burst access memory controller, the address map and size of the chip select areas can be changed by using the SMADSEL0 to SMADSEL3 registers.</p> <p>Cautions</p> <ol style="list-style-type: none"> 1. The total size of all chip select areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The chip select areas must not overlap. Specify base addresses and sizes such that the chip select areas do not overlap 4. When setting the registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.

No.86 11.4 Memory Access Timing Example

Figure 11.23 added

V1.00		V2.00																																																																																																																																													
Page	Description	Page	Description																																																																																																																																												
11-28	<p>[11.4 Memory Access Timing Example]</p> <p>Table 11.2 Memory Access Timing Examples</p> <table border="1"> <thead> <tr> <th>Figure</th> <th>Memory Type</th> <th>Access Conditions</th> <th>Page</th> </tr> </thead> <tbody> <tr> <td>Figure 11.4</td> <td>Asynchronous SRAM</td> <td>Read access, separate bus mode, ADVZ enabled</td> <td>11-29</td> </tr> <tr> <td>Figure 11.5</td> <td>Asynchronous SRAM</td> <td>Read access, separate bus mode, ADVZ disabled</td> <td>11-30</td> </tr> <tr> <td>Figure 11.6</td> <td>PageROM</td> <td>Read access, separate bus mode, ADVZ enabled</td> <td>11-31</td> </tr> <tr> <td>Figure 11.7</td> <td>Asynchronous SRAM</td> <td>Read access, multiplexed bus mode, ADVZ enabled</td> <td>11-32</td> </tr> <tr> <td>Figure 11.8</td> <td>Asynchronous SRAM</td> <td>Write access, separate bus mode, ADVZ disabled</td> <td>11-33</td> </tr> <tr> <td>Figure 11.9</td> <td>Asynchronous SRAM</td> <td>Write access, separate bus mode, ADVZ enabled</td> <td>11-34</td> </tr> <tr> <td>Figure 11.10</td> <td>Asynchronous SRAM</td> <td>Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0</td> <td>11-35</td> </tr> <tr> <td>Figure 11.11</td> <td>Asynchronous SRAM</td> <td>Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1</td> <td>11-36</td> </tr> <tr> <td>Figure 11.12</td> <td>Synchronous SRAM</td> <td>Read access, separate bus mode, ADVZ enabled</td> <td>11-37</td> </tr> <tr> <td>Figure 11.13</td> <td>Synchronous SRAM</td> <td>Read access, multiplexed bus mode, ADVZ enabled</td> <td>11-38</td> </tr> <tr> <td>Figure 11.14</td> <td>Synchronous SRAM</td> <td>4-data burst read access, multiplexed bus mode, ADVZ enabled</td> <td>11-39</td> </tr> <tr> <td>Figure 11.15</td> <td>Synchronous SRAM</td> <td>Write access, separate bus mode, ADVZ enabled</td> <td>11-40</td> </tr> <tr> <td>Figure 11.16</td> <td>Synchronous SRAM</td> <td>8-data burst write access, separate bus mode, ADVZ enabled</td> <td>11-41</td> </tr> <tr> <td>Figure 11.17</td> <td>Synchronous SRAM</td> <td>Write access, multiplexed bus mode, ADVZ enabled</td> <td>11-42</td> </tr> <tr> <td>Figure 11.18</td> <td>Synchronous SRAM</td> <td>4-data burst write access, multiplexed bus mode, ADVZ enabled</td> <td>11-43</td> </tr> <tr> <td>Figure 11.19</td> <td>Synchronous SRAM</td> <td>External wait timing</td> <td>11-44</td> </tr> </tbody> </table>	Figure	Memory Type	Access Conditions	Page	Figure 11.4	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-29	Figure 11.5	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	11-30	Figure 11.6	PageROM	Read access, separate bus mode, ADVZ enabled	11-31	Figure 11.7	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-32	Figure 11.8	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	11-33	Figure 11.9	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-34	Figure 11.10	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	11-35	Figure 11.11	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	11-36	Figure 11.12	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-37	Figure 11.13	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-38	Figure 11.14	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	11-39	Figure 11.15	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-40	Figure 11.16	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	11-41	Figure 11.17	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	11-42	Figure 11.18	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	11-43	Figure 11.19	Synchronous SRAM	External wait timing	11-44	11-29	<p>[11.4 Memory Access Timing Example]</p> <p>Table 11.2 Memory Access Timing Examples</p> <table border="1"> <thead> <tr> <th>Figure</th> <th>Memory Type</th> <th>Access Conditions</th> <th>Page</th> </tr> </thead> <tbody> <tr> <td>Figure 11.7</td> <td>Asynchronous SRAM</td> <td>Read access, separate bus mode, ADVZ enabled</td> <td>11-30</td> </tr> <tr> <td>Figure 11.8</td> <td>Asynchronous SRAM</td> <td>Read access, separate bus mode, ADVZ disabled</td> <td>11-31</td> </tr> <tr> <td>Figure 11.9</td> <td>PageROM</td> <td>Read access, separate bus mode, ADVZ enabled</td> <td>11-32</td> </tr> <tr> <td>Figure 11.10</td> <td>Asynchronous SRAM</td> <td>Read access, multiplexed bus mode, ADVZ enabled</td> <td>11-33</td> </tr> <tr> <td>Figure 11.11</td> <td>Asynchronous SRAM</td> <td>Write access, separate bus mode, ADVZ disabled</td> <td>11-34</td> </tr> <tr> <td>Figure 11.12</td> <td>Asynchronous SRAM</td> <td>Write access, separate bus mode, ADVZ enabled</td> <td>11-35</td> </tr> <tr> <td>Figure 11.13</td> <td>Asynchronous SRAM</td> <td>Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0</td> <td>11-36</td> </tr> <tr> <td>Figure 11.14</td> <td>Asynchronous SRAM</td> <td>Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1</td> <td>11-37</td> </tr> <tr> <td>Figure 11.15</td> <td>Synchronous SRAM</td> <td>Read access, separate bus mode, ADVZ enabled</td> <td>11-38</td> </tr> <tr> <td>Figure 11.16</td> <td>Synchronous SRAM</td> <td>Read access, multiplexed bus mode, ADVZ enabled</td> <td>11-39</td> </tr> <tr> <td>Figure 11.17</td> <td>Synchronous SRAM</td> <td>4-data burst read access, multiplexed bus mode, ADVZ enabled</td> <td>11-40</td> </tr> <tr> <td>Figure 11.18</td> <td>Synchronous SRAM</td> <td>Write access, separate bus mode, ADVZ enabled</td> <td>11-41</td> </tr> <tr> <td>Figure 11.19</td> <td>Synchronous SRAM</td> <td>8-data burst write access, separate bus mode, ADVZ enabled</td> <td>11-42</td> </tr> <tr> <td>Figure 11.20</td> <td>Synchronous SRAM</td> <td>Write access, multiplexed bus mode, ADVZ enabled</td> <td>11-43</td> </tr> <tr> <td>Figure 11.21</td> <td>Synchronous SRAM</td> <td>4-data burst write access, multiplexed bus mode, ADVZ enabled</td> <td>11-44</td> </tr> <tr> <td>Figure 11.22</td> <td>Synchronous SRAM</td> <td>Read, external wait timing</td> <td>11-45</td> </tr> <tr> <td>Figure 11.23</td> <td>Synchronous SRAM</td> <td>Write, external wait timing</td> <td>11-46</td> </tr> </tbody> </table>	Figure	Memory Type	Access Conditions	Page	Figure 11.7	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-30	Figure 11.8	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	11-31	Figure 11.9	PageROM	Read access, separate bus mode, ADVZ enabled	11-32	Figure 11.10	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-33	Figure 11.11	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	11-34	Figure 11.12	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-35	Figure 11.13	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	11-36	Figure 11.14	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	11-37	Figure 11.15	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-38	Figure 11.16	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-39	Figure 11.17	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	11-40	Figure 11.18	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-41	Figure 11.19	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	11-42	Figure 11.20	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	11-43	Figure 11.21	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	11-44	Figure 11.22	Synchronous SRAM	Read, external wait timing	11-45	Figure 11.23	Synchronous SRAM	Write, external wait timing	11-46
Figure	Memory Type	Access Conditions	Page																																																																																																																																												
Figure 11.4	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-29																																																																																																																																												
Figure 11.5	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	11-30																																																																																																																																												
Figure 11.6	PageROM	Read access, separate bus mode, ADVZ enabled	11-31																																																																																																																																												
Figure 11.7	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-32																																																																																																																																												
Figure 11.8	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	11-33																																																																																																																																												
Figure 11.9	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-34																																																																																																																																												
Figure 11.10	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	11-35																																																																																																																																												
Figure 11.11	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	11-36																																																																																																																																												
Figure 11.12	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-37																																																																																																																																												
Figure 11.13	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-38																																																																																																																																												
Figure 11.14	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	11-39																																																																																																																																												
Figure 11.15	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-40																																																																																																																																												
Figure 11.16	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	11-41																																																																																																																																												
Figure 11.17	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	11-42																																																																																																																																												
Figure 11.18	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	11-43																																																																																																																																												
Figure 11.19	Synchronous SRAM	External wait timing	11-44																																																																																																																																												
Figure	Memory Type	Access Conditions	Page																																																																																																																																												
Figure 11.7	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-30																																																																																																																																												
Figure 11.8	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	11-31																																																																																																																																												
Figure 11.9	PageROM	Read access, separate bus mode, ADVZ enabled	11-32																																																																																																																																												
Figure 11.10	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-33																																																																																																																																												
Figure 11.11	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	11-34																																																																																																																																												
Figure 11.12	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-35																																																																																																																																												
Figure 11.13	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	11-36																																																																																																																																												
Figure 11.14	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	11-37																																																																																																																																												
Figure 11.15	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-38																																																																																																																																												
Figure 11.16	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-39																																																																																																																																												
Figure 11.17	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	11-40																																																																																																																																												
Figure 11.18	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-41																																																																																																																																												
Figure 11.19	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	11-42																																																																																																																																												
Figure 11.20	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	11-43																																																																																																																																												
Figure 11.21	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	11-44																																																																																																																																												
Figure 11.22	Synchronous SRAM	Read, external wait timing	11-45																																																																																																																																												
Figure 11.23	Synchronous SRAM	Write, external wait timing	11-46																																																																																																																																												

No.87 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-29	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.4 Asynchronous SRAM, Separate Bus Mode, Read Access, ADVZ Enabled</p> <div style="border: 1px solid red; padding: 5px; margin-top: 10px;"> <p>T_RC3-T_RC0 = 0010B (2 cycles), T_TR2-T_TR0 = 001B (1 cycle), T_CEOE2-T_CEOE0 = 001B (1 cycle)</p> </div>	11-30	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.7 Asynchronous SRAM, Separate Bus Mode, Read Access, ADVZ Enabled</p> <div style="border: 1px solid blue; padding: 10px; margin-top: 10px;"> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 001B (1 cycle) T_CEOE[2:0] = 001B (1 cycle) T_RC[3:0] = 0010B (2 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 000B (single access) RD_SYNC = 0B (asynchronous access) MW[1:0] = 10B (bus width: 32 bits)</p> </div>

No.88 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-30	[11.4.1 Asynchronous Access Timing]	11-31	[11.4.1 Asynchronous Access Timing]
	<p>Figure 11.5 Asynchronous SRAM, Separate Bus Mode, Read Access, ADVZ Disabled</p> <p>T_RC3 to $T_RC0 = 0110B$ (6 cycles), T_TR2 to $T_TR0 = 010B$ (2 cycles), T_CEOE2 to $T_CEOE0 = 002B$ (2 cycles)</p>	<p>Figure 11.8 Asynchronous SRAM, Separate Bus Mode, Read Access, ADVZ Disabled</p> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 010B (2 cycles) T_CEOE[2:0] = 010B (2 cycles) T_RC[3:0] = 0110B (6 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 0B (ADVZ disabled) RD_BL = 000B (single access) RD_SYNC = 0B (asynchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>	

No.89 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-31	[11.4.1 Asynchronous Access Timing]	11-32	[11.4.1 Asynchronous Access Timing]
	<p>Figure 11.6 Asynchronous Page ROM, Separate Bus Mode, Read Access, ADVZ Enabled</p> <p>T_{RC3} to $T_{RC0} = 0100B$ (4 cycles), T_{TR2} to $T_{TR0} = 001B$ (1 cycle), T_{CEOE2} to $T_{CEOE0} = 010B$ (2 cycles), T_{PC2} to $T_{PC0} = 010B$ (2 cycles)</p>		<p>Figure 11.9 Asynchronous Page ROM, Separate Bus Mode, Read Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 001B (1 cycle) $T_{PC}[2:0] = 010B$ (2 cycles) $T_{CEOE}[2:0] = 010B$ (2 cycles) $T_{RC}[3:0] = 0100B$ (4 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 001B (up to 4 data blocks) RD_SYNC = 0B (asynchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>

No.90 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, address valid period and latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-32	[11.4.1 Asynchronous Access Timing]	11-33	[11.4.1 Asynchronous Access Timing]
	<p>Figure 11.7 Asynchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled</p> <p>T_RC3 to T_RC0 = 0110B (6 cycles), T_TR2 to T_TR0 = 010B (2 cycles), T_CEOE2 to T_CEOE0 = 011B (3 cycles)</p>	<p>Figure 11.10 Asynchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = High level (multiplexed bus mode) SET_CYCLES.T_TR[2:0] = 010B (2 cycles) T_CEOE[2:0] = 011B (3 cycles) T_RC[3:0] = 0110B (6 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 000B (single access) RD_SYNC = 0B (asynchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>	

No.91 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-33	[11.4.1 Asynchronous Access Timing]	11-34	[11.4.1 Asynchronous Access Timing]
	<p>Figure 11.8 Asynchronous SRAM, Separate Bus Mode, Write Access, ADVZ Disabled</p> <p>$T_{WC3-T_{WC0}} = 0110B$ (2 cycles), $T_{TR2-T_{TR0}} = 010B$ (1 cycle), $T_{WP2-T_{WP0}} = 001B$ (1 cycle)</p>		<p>Figure 11.11 Asynchronous SRAM, Separate Bus Mode, Write Access, ADVZ Disabled</p> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 001B (1 cycle) T_WP[2:0] = 001B (1 cycle) T_WC[3:0] = 0010B (2 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 0B (ADVZ enabled) WR_BL = 000B (single access) WR_SYNC = 0B (asynchronous access) MW1:01 = 10B (bus width: 32 bits)</p>

No.92 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-34	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.9 Asynchronous SRAM, Separate Bus Mode, Write Access, ADVZ Enabled</p> <p>T_WC3 to T_WC0 = 0110B (6 cycles), T_TR2 to T_TR0 = 010B (2 cycles), T_WP2 to T_WP0 = 001B (1 cycle)</p>	11-35	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.12 Asynchronous SRAM, Separate Bus Mode, Write Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 010B (2 cycles) T_WP[2:0] = 001B (1 cycle) T_WC[3:0] = 0110B (6 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) WR_BL = 000B (single access) WR_SYNC = 0B (asynchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>

No.93 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, address valid period and asserting timing of the WRSTBZ pin explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-35	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.10 Asynchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled, WE_TIME = 0</p> <div style="border: 1px solid red; padding: 5px; margin-top: 10px;"> <p>T_WC3 to T_WC0 = 0110B (6 cycles), T_TR2 to T_TR0 = 010B (2 cycles), T_WP2 to T_WP0 = 001B (1 cycle) WE_TIME = 0</p> </div>	11-36	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.13 Asynchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled, WE_TIME = 0</p> <div style="border: 1px solid cyan; padding: 10px; margin-top: 10px;"> <p>Remark: ADMUXMODE pin = High level (multiplexed mode)</p> <p>SET_CYCLES.WE_TIME = 0B (WRSTBZ is asserted 2 cycles after the CSZ is asserted)</p> <p style="padding-left: 20px;">T_TR[2:0] = 010B (2 cycles)</p> <p style="padding-left: 20px;">T_WP[2:0] = 010B (2 cycles)</p> <p style="padding-left: 20px;">T_WC[3:0] = 0110B (6 cycles)</p> <p>SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary)</p> <p style="padding-left: 20px;">BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable)</p> <p style="padding-left: 20px;">ADV = 1B (ADVZ enabled)</p> <p style="padding-left: 20px;">WR_BL = 000B (single access)</p> <p style="padding-left: 20px;">WR_SYNC = 0B (asynchronous access)</p> <p style="padding-left: 20px;">MW[1:0] = 10B (bus width: 32 bits)</p> </div>



No.94 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, address valid period and asserting timing of the WRSTBZ pin explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-36	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.11 Asynchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled, WE_TIME = 1</p> <p>T_WC3 to T_WC0 = 0110B (6 cycles), T_TR2 to T_TR0 = 010B (2 cycles), T_WP2 to T_WP0 = 0101B (2 cycles), WE_TIME = 1</p>	11-37	<p>[11.4.1 Asynchronous Access Timing]</p> <p>Figure 11.14 Asynchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled, WE_TIME = 1</p> <p>Remark: ADMUXMODE pin = High level (multiplexed mode)</p> <p>SET_CYCLES.WE_TIME = 1B (WRSTBZ is asserted at the same time as CSZ)</p> <p>T_TR[2:0] = 010B (2 cycles)</p> <p>T_WP[2:0] = 010B (2 cycles)</p> <p>T_WC[3:0] = 0110B (6 cycles)</p> <p>SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary)</p> <p>BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable)</p> <p>ADV = 1B (ADVZ enabled)</p> <p>WR_BL = 000B (single access)</p> <p>WR_SYNC = 0B (asynchronous access)</p> <p>MW[1:0] = 10B (bus width: 32 bits)</p>

No.95 11.4.2 Synchronous Access Timing

External memory interface pin name modified, latching timing of the read data modified, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-37	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.12 Synchronous SRAM, Separate Bus Mode, Read Access, ADVZ Enabled</p> <p>T_RC3 to T_RC0 = 0110B (6 cycles), T_TR2 to T_TR0 = 010B (2 cycles), T_CEOE2 to T_CEOE0 = 010B (2 cycles)</p>	11-38	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.15 Synchronous SRAM, Separate Bus Mode, Read Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 010B (2 cycles) T_CEOE[2:0] = 010B (2 cycles) T_RC[3:0] = 0110B (6 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 000B (single access) RD_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>



No.96 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period and latching timing of the read data explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-38	<p>[11.4.2 Synchronous Access Timing]</p> <p>Figure 11.13 Synchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled</p> <p>T_RC3 to T_RC0 = 0101B (5 cycles), T_TR2 to T_TR0 = 011B (3 cycles), T_CEOE2 to T_CEOE0 = 011B (3 cycles)</p>	11-39	<p>[11.4.2 Synchronous Access Timing]</p> <p>Figure 11.16 Synchronous SRAM, Multiplexed Bus Mode, Read Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = Low level (multiplexed mode) SET_CYCLES.T_TR[2:0] = 011B (3 cycles) T_CEOE[2:0] = 011B (3 cycles) T_RC[3:0] = 0101B (5 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 000B (single access) RD_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>



No.97 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period and latching timing of the read data explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-39	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.14 Synchronous SRAM, Multiplexed Bus Mode, Burst Read Access (4-Beat), ADVZ Enabled</p> <p>T_RC3 to $T_RC0 = 0011B$ (3 cycles), T_TR2 to $T_TR0 = 010B$ (1 cycle), T_CEOE2 to $T_CEOE0 = 010B$ (2 cycles)</p>	11-40	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.17 Synchronous SRAM, Multiplexed Bus Mode, Burst Read Access (4-Beat), ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = High level (multiplexed mode) SET_CYCLES.T_TR[2:0] = 010B (2 cycles) T_CEOE[2:0] = 010B (2 cycles) T_RC[3:0] = 0011B (3 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 001B (up to 4 data blocks) RD_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>

No.98 11.4.2 Synchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-40	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.15 Synchronous SRAM, Separate Bus Mode, Write Access, ADVZ Enabled</p> <p>T_WC3 to $T_WC0 = 0110B$ (6 cycles), T_TR2 to $T_TR0 = 010B$ (1 cycle), T_WP2 to $T_WP0 = 001B$ (1 cycle)</p>	11-41	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.18 Synchronous SRAM, Separate Bus Mode, Write Access, ADVZ Enabled</p> <div style="border: 1px solid cyan; padding: 5px; margin-top: 10px;"> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET CYCLES.T TR[2:0] = 010B (2 cycles) T WP[2:0] = 001B (1 cycle) T WC[3:0] = 0110B (6 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) WR BL = 000B (single access) WR SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p> </div>

No.99 11.4.2 Synchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-41	<p>[11.4.2 Synchronous Access Timing]</p> <p>Figure 11.16 Synchronous SRAM, Separate Bus Mode, Burst Write Access (8-Beat), ADVZ Enabled</p> <p>T_WC3 to $T_WC0 = 0110B$ (6 cycles), T_TR2 to $T_TR0 = 010B$ (1 cycles), T_WP2 to $T_WP0 = 001B$ (1 cycle)</p>	11-42	<p>[11.4.2 Synchronous Access Timing]</p> <p>Figure 11.19 Synchronous SRAM, Separate Bus Mode, Burst Write Access (8-Beat), ADVZ Enabled</p> <div style="border: 1px solid cyan; padding: 5px; margin-top: 10px;"> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 001B (1 cycle) T_WP[2:0] = 010B (2 cycles) T_WC[3:0] = 0011B (3 cycles) SET_OPCODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) WR_BL = 010B (up to 8 data blocks) WR_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p> </div>



No.100 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-42	<p>[11.4.2 Synchronous Access Timing]</p> <p>Figure 11.17 Synchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled</p> <p>T_WC3 to T_WC0 = 0101B (5 cycles), T_TR2 to T_TR0 = 011B (3 cycles), T_WP2 to T_WP0 = 010B (2 cycles)</p>	11-43	<p>[11.4.2 Synchronous Access Timing]</p> <p>Figure 11.20 Synchronous SRAM, Multiplexed Bus Mode, Write Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = High level (multiplexed mode) SET CYCLES.T TR[2:0] = 011B (3 cycles) T WP[2:0] = 010B (2 cycles) T_WC[3:0] = 0101B (5 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) WR_BL = 000B (single access) WR_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>

No.101 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-43	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.18 Synchronous SRAM, Multiplexed Bus Mode, Burst Write Access (4-Beat), ADVZ Enabled</p> <p>T_WC3 to $T_WC0 = 0011B$ (3 cycles), T_TR2 to $T_TR0 = 010B$ (2 cycles), T_WP2 to $T_WP0 = 010B$ (2 cycles)</p>	11-44	<p>[11.4.2 Synchronous Access Timing]</p>  <p>Figure 11.21 Synchronous SRAM, Multiplexed Bus Mode, Burst Write Access (4-Beat), ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = High level (multiplexed mode) SET_CYCLES.T_TR[2:0] = 010B (2 cycles) T_WP[2:0] = 010B (2 cycles) T_WC[3:0] = 0011B (3 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) WR_BL = 001B (up to 4 data blocks) WR_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>

No.102 11.4.3 Wait Timing

Caution when a wait occurred added, external memory interface pin name modified, address valid period and latching timing of the read data and the wait signal is explicitly noted, operation mode setting pins and register values are added as a remark

V1.00		V2.00	
Page	Description	Page	Description
11-44	<p>[11.4.2 Synchronous Access Timing] Since an external wait input is latched in synchronization with the internal clock, the state one cycle before the input was latched is valid.</p> <p>Figure 11.19 Synchronous SRAM External Wait Read Access, ADVZ Enabled</p> <p>T_RC3 to T_RC0 = 0011B (3 cycles), T_TR2 to T_TR0 = 010B (2 cycles), T_CEOE2 to T_CEOE0 = 010B (2 cycles)</p>	11-45	<p>[11.4.3 Wait Timing] Wait signals (WAITZ, WAIT1 to WAIT3) are only valid for synchronous access.</p> <p>Caution: Wait signals (WAITZ, WAIT21 to WAIT23) are latched in synchronization with the internal clock, so the states of the wait signals are effective one cycle before the input is latched. When the setting of tRC and tWC is "N", the wait signals are effective after "N -1" cycles.</p> <p>Figure 11.22 Synchronous SRAM Multiplexed Bus Mode Read Access, ADVZ Enabled</p> <p>Remark: ADMUXMODE pin = High level (multiplexed mode) SET CYCLES.T TR[2:0] = 010B (2 cycles) T_CEOE[2:0] = 010B (2 cycles) T_RC[3:0] = 0100B (4 cycles) SET OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS_TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) RD_BL = 000B (single access) RD_SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p>

No.103 11.4.3 Wait Timing
Figure 11.23 added

V1.00		V2.00	
Page	Description	Page	Description
-	(no applicable figure)	11-46	<p>[11.4.3 Wait Timing]</p> <p>Figure 11.23 Synchronous SRAM, Separate Bus Mode, Burst Write Access (4-beat), ADVZ Enabled</p> <div style="border: 1px solid cyan; padding: 5px; margin-top: 10px;"> <p>Remark: ADMUXMODE pin = Low level (separate mode) SET_CYCLES.T_TR[2:0] = 001B (1 cycle) T_WP[2:0] = 0010B (2 cycles) T_WC[3:0] = 0011B (3 cycles) SET_OPMODE.BURST_ALIGN[2:0] = 000B (no burst boundary) BLS TIME = 0B (BENZ0 to BENZ3 pins used as byte enable) ADV = 1B (ADVZ enabled) WR BL[2:0] = 001B (up to 4 data blocks) WR SYNC = 1B (synchronous access) MW[1:0] = 10B (bus width: 32 bits)</p> </div>

No.104 13.5 Example of Configuration

Examples of configurations for the serial flash ROM memory controller added

V1.00		V2.00	
Page	Description	Page	Description
-	(no description)	13-46 to 13-63	[13.5 Example of Configuration]

No.105 14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)

An interrupt symbol modified

V1.00		V2.00																																																																																																																																																																																																																																																																																																																																																																																									
Page	Description	Page	Description																																																																																																																																																																																																																																																																																																																																																																																								
14-139	<p>[14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)]</p> <p>Table 14.35 Channel Configuration Register (CHCFG1) Settings of Setting Example 1</p> <table border="1"> <tr> <td>31</td><td>DMS</td><td>30</td><td>REN</td><td>29</td><td>RSW</td><td>28</td><td>RSEL</td><td>27</td><td>SBE</td><td>26</td><td>DIM</td><td>25</td><td>TCM</td><td>24</td><td>DEM</td><td>23</td><td>WONLY</td><td>22</td><td>TM</td><td>21</td><td>DAD</td><td>20</td><td>SAD</td><td>19</td><td>DDS3- DDS0</td><td>18</td><td>SDS3- SDS0</td><td>17</td><td>DRRP</td><td>16</td><td>AM2- AM0</td><td>15</td><td>0</td><td>14</td><td>LVL</td><td>13</td><td>LEN</td><td>12</td><td>HEN</td><td>11</td><td>REQD</td><td>10</td><td>SEL2- SELO</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>Address</td> </tr> <tr> <td colspan="27"></td> <td>400A 286CH</td> </tr> <tr> <td colspan="27"></td> <td>Initial value</td> </tr> <tr> <td colspan="27"></td> <td>0000 0000H</td> </tr> <tr> <td colspan="27">Set value</td> <td>0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>DMS</td> <td>0: Register mode</td> </tr> <tr> <td>30</td> <td>REN</td> <td>0: Does not execute continuously.</td> </tr> <tr> <td>29</td> <td>RSW</td> <td>0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.</td> </tr> <tr> <td>28</td> <td>RSEL</td> <td>0: Uses the Next 0 register set for the next DMA transfer.</td> </tr> <tr> <td>27</td> <td>SBE</td> <td>0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.</td> </tr> <tr> <td>26</td> <td>DIM</td> <td>0: Does not mask INTDERR0 when LV is set to 0 in link mode.</td> </tr> </tbody> </table>	31	DMS	30	REN	29	RSW	28	RSEL	27	SBE	26	DIM	25	TCM	24	DEM	23	WONLY	22	TM	21	DAD	20	SAD	19	DDS3- DDS0	18	SDS3- SDS0	17	DRRP	16	AM2- AM0	15	0	14	LVL	13	LEN	12	HEN	11	REQD	10	SEL2- SELO	9	8	7	6	5	4	3	2	1	0	Address																												400A 286CH																												Initial value																												0000 0000H	Set value																											0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1	Bit Position	Bit Name	Description	31	DMS	0: Register mode	30	REN	0: Does not execute continuously.	29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.	26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.	14-139	<p>[14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)]</p> <p>Table 14.35 Channel Configuration Register (CHCFG1) Settings of Setting Example 1</p> <table border="1"> <tr> <td>31</td><td>DMS</td><td>30</td><td>REN</td><td>29</td><td>RSW</td><td>28</td><td>RSEL</td><td>27</td><td>SBE</td><td>26</td><td>DIM</td><td>25</td><td>TCM</td><td>24</td><td>DEM</td><td>23</td><td>WONLY</td><td>22</td><td>TM</td><td>21</td><td>DAD</td><td>20</td><td>SAD</td><td>19</td><td>DDS3- DDS0</td><td>18</td><td>SDS3- SDS0</td><td>17</td><td>DRRP</td><td>16</td><td>AM2- AM0</td><td>15</td><td>0</td><td>14</td><td>LVL</td><td>13</td><td>LEN</td><td>12</td><td>HEN</td><td>11</td><td>REQD</td><td>10</td><td>SEL2- SELO</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>Address</td> </tr> <tr> <td colspan="27"></td> <td>400A 286CH</td> </tr> <tr> <td colspan="27"></td> <td>Initial value</td> </tr> <tr> <td colspan="27"></td> <td>0000 0000H</td> </tr> <tr> <td colspan="27">Set value</td> <td>0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>DMS</td> <td>0: Register mode</td> </tr> <tr> <td>30</td> <td>REN</td> <td>0: Does not execute continuously.</td> </tr> <tr> <td>29</td> <td>RSW</td> <td>0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.</td> </tr> <tr> <td>28</td> <td>RSEL</td> <td>0: Uses the Next 0 register set for the next DMA transfer.</td> </tr> <tr> <td>27</td> <td>SBE</td> <td>0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.</td> </tr> <tr> <td>26</td> <td>DIM</td> <td>0: Does not mask INTDMA01 when LV is set to 0 in link mode.</td> </tr> </tbody> </table>	31	DMS	30	REN	29	RSW	28	RSEL	27	SBE	26	DIM	25	TCM	24	DEM	23	WONLY	22	TM	21	DAD	20	SAD	19	DDS3- DDS0	18	SDS3- SDS0	17	DRRP	16	AM2- AM0	15	0	14	LVL	13	LEN	12	HEN	11	REQD	10	SEL2- SELO	9	8	7	6	5	4	3	2	1	0	Address																												400A 286CH																												Initial value																												0000 0000H	Set value																											0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1	Bit Position	Bit Name	Description	31	DMS	0: Register mode	30	REN	0: Does not execute continuously.	29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.	26	DIM	0: Does not mask INTDMA01 when LV is set to 0 in link mode.
31	DMS	30	REN	29	RSW	28	RSEL	27	SBE	26	DIM	25	TCM	24	DEM	23	WONLY	22	TM	21	DAD	20	SAD	19	DDS3- DDS0	18	SDS3- SDS0	17	DRRP	16	AM2- AM0	15	0	14	LVL	13	LEN	12	HEN	11	REQD	10	SEL2- SELO	9	8	7	6	5	4	3	2	1	0	Address																																																																																																																																																																																																																																																																																																																																					
																											400A 286CH																																																																																																																																																																																																																																																																																																																																																																
																											Initial value																																																																																																																																																																																																																																																																																																																																																																
																											0000 0000H																																																																																																																																																																																																																																																																																																																																																																
Set value																											0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1																																																																																																																																																																																																																																																																																																																																																																
Bit Position	Bit Name	Description																																																																																																																																																																																																																																																																																																																																																																																									
31	DMS	0: Register mode																																																																																																																																																																																																																																																																																																																																																																																									
30	REN	0: Does not execute continuously.																																																																																																																																																																																																																																																																																																																																																																																									
29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.																																																																																																																																																																																																																																																																																																																																																																																									
28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.																																																																																																																																																																																																																																																																																																																																																																																									
27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																																																																																																																																																																																																																																																																																																																																																																																									
26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.																																																																																																																																																																																																																																																																																																																																																																																									
31	DMS	30	REN	29	RSW	28	RSEL	27	SBE	26	DIM	25	TCM	24	DEM	23	WONLY	22	TM	21	DAD	20	SAD	19	DDS3- DDS0	18	SDS3- SDS0	17	DRRP	16	AM2- AM0	15	0	14	LVL	13	LEN	12	HEN	11	REQD	10	SEL2- SELO	9	8	7	6	5	4	3	2	1	0	Address																																																																																																																																																																																																																																																																																																																																					
																											400A 286CH																																																																																																																																																																																																																																																																																																																																																																
																											Initial value																																																																																																																																																																																																																																																																																																																																																																
																											0000 0000H																																																																																																																																																																																																																																																																																																																																																																
Set value																											0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1																																																																																																																																																																																																																																																																																																																																																																
Bit Position	Bit Name	Description																																																																																																																																																																																																																																																																																																																																																																																									
31	DMS	0: Register mode																																																																																																																																																																																																																																																																																																																																																																																									
30	REN	0: Does not execute continuously.																																																																																																																																																																																																																																																																																																																																																																																									
29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.																																																																																																																																																																																																																																																																																																																																																																																									
28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.																																																																																																																																																																																																																																																																																																																																																																																									
27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																																																																																																																																																																																																																																																																																																																																																																																									
26	DIM	0: Does not mask INTDMA01 when LV is set to 0 in link mode.																																																																																																																																																																																																																																																																																																																																																																																									

No.106 14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)
An interrupt symbol modified

V1.00		V2.00	
Page	Description	Page	Description
14-140	[14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)]	14-140	[14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)]
	<pre> graph TD START([START]) --> DCTRL[DCTRL ← 0000 0000H (PR ← 0)] DCTRL --- P1[Fixed priority] P1 --> NDSA1[NDSA1 ← 1000 0000H NDA1 ← 2000 0000H NDB1 ← 0000 0040H CHCFG1 ← 0002 2021H CHITVL1 ← 0000 0000H] NDSA1 --- P2["- Source address : 1000 0000H - Source address : 2000 0000H - Transfer size : 64 bytes - Interval: None"] P2 --> CHCTRL1_1[CHCTRL1 ← 0000 0008H (SWRST ← 1)] CHCTRL1_1 --- P3[Clear the status] P3 --> CHCTRL1_2[CHCTRL1 ← 0000 0001H (EN ← 1)] CHCTRL1_2 --- P4[Enable transfer] P4 --> DMA[DMA transfer] DMA --> INTDMA1[INTDMA1 transfer completion interrupt occurs] INTDMA1 --> CHSTAT1[Clear the status CHSTAT1.TACT = 0?] CHSTAT1 --> END([END]) </pre>		<pre> graph TD START([START]) --> DCTRL[DCTRL ← 0000 0000H (PR ← 0)] DCTRL --- P1[Fixed priority] P1 --> NDSA1[NDSA1 ← 1000 0000H NDA1 ← 2000 0000H NDB1 ← 0000 0040H CHCFG1 ← 0002 2021H CHITVL1 ← 0000 0000H] NDSA1 --- P2["- Source address: 1000 0000H - Destination address: 2000 0000H - Transfer size: 64 bytes - Interval: None"] P2 --> CHCTRL1_1[CHCTRL1 ← 0000 0008H (SWRST ← 1)] CHCTRL1_1 --- P3[Clear the status] P3 --> CHCTRL1_2[CHCTRL1 ← 0000 0001H (EN ← 1)] CHCTRL1_2 --- P4[Enable transfer] P4 --> DMA[DMA transfer] DMA --> INTDMA01[INTDMA01 transfer completion interrupt occurs] INTDMA01 --> CHSTAT1[Status check CHSTAT1.TACT = 0?] CHSTAT1 --> END([END]) </pre>
	Figure 14.38 Operation Flow of Setting Example 1		Figure 14.38 Operation Flow of Setting Example 1

No.107 14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)
Setting of the CHCFG2 register modified

V1.00		V2.00																																																	
Page	Description	Page	Description																																																
14-141	<p>[14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.37 Register Settings of Setting Example 2</p> <table border="1"> <thead> <tr> <th>Register</th> <th>Set Value</th> <th>Set Content</th> </tr> </thead> <tbody> <tr> <td>DCTRL</td> <td>0000 0001H</td> <td>Set the order of priority (round robin mode).</td> </tr> <tr> <td>N1SA2</td> <td>1100 0000H</td> <td>Source address</td> </tr> <tr> <td>N1DA2</td> <td>2007 0000H</td> <td>Destination address</td> </tr> <tr> <td>N1TB2</td> <td>0000 0080H</td> <td>Number of transaction data bytes</td> </tr> <tr> <td>CHCFG2</td> <td>1045 0402H</td> <td>Channel configuration</td> </tr> <tr> <td>CHITVL2</td> <td>0000 0000H</td> <td>Minimum transfer interval</td> </tr> <tr> <td>DTRFR2</td> <td>0000 0000H</td> <td>Hardware trigger mask</td> </tr> </tbody> </table>	Register	Set Value	Set Content	DCTRL	0000 0001H	Set the order of priority (round robin mode).	N1SA2	1100 0000H	Source address	N1DA2	2007 0000H	Destination address	N1TB2	0000 0080H	Number of transaction data bytes	CHCFG2	1045 0402H	Channel configuration	CHITVL2	0000 0000H	Minimum transfer interval	DTRFR2	0000 0000H	Hardware trigger mask	14-141	<p>[14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.37 Register Settings of Setting Example 2</p> <table border="1"> <thead> <tr> <th>Set Content</th> <th>Set Content</th> <th>Set Content</th> </tr> </thead> <tbody> <tr> <td>DCTRL</td> <td>0000 0001H</td> <td>Set the order of priority (round robin mode).</td> </tr> <tr> <td>N1SA2</td> <td>1100 0000H</td> <td>Source address</td> </tr> <tr> <td>N1DA2</td> <td>2007 0000H</td> <td>Destination address</td> </tr> <tr> <td>N1TB2</td> <td>0000 0080H</td> <td>Number of transaction data bytes</td> </tr> <tr> <td>CHCFG2</td> <td>1245 0402H</td> <td>Channel configuration</td> </tr> <tr> <td>CHITVL2</td> <td>0000 0000H</td> <td>Minimum transfer interval</td> </tr> <tr> <td>DTRFR2</td> <td>0000 0000H</td> <td>Hardware trigger mask</td> </tr> </tbody> </table>	Set Content	Set Content	Set Content	DCTRL	0000 0001H	Set the order of priority (round robin mode).	N1SA2	1100 0000H	Source address	N1DA2	2007 0000H	Destination address	N1TB2	0000 0080H	Number of transaction data bytes	CHCFG2	1245 0402H	Channel configuration	CHITVL2	0000 0000H	Minimum transfer interval	DTRFR2	0000 0000H	Hardware trigger mask
Register	Set Value	Set Content																																																	
DCTRL	0000 0001H	Set the order of priority (round robin mode).																																																	
N1SA2	1100 0000H	Source address																																																	
N1DA2	2007 0000H	Destination address																																																	
N1TB2	0000 0080H	Number of transaction data bytes																																																	
CHCFG2	1045 0402H	Channel configuration																																																	
CHITVL2	0000 0000H	Minimum transfer interval																																																	
DTRFR2	0000 0000H	Hardware trigger mask																																																	
Set Content	Set Content	Set Content																																																	
DCTRL	0000 0001H	Set the order of priority (round robin mode).																																																	
N1SA2	1100 0000H	Source address																																																	
N1DA2	2007 0000H	Destination address																																																	
N1TB2	0000 0080H	Number of transaction data bytes																																																	
CHCFG2	1245 0402H	Channel configuration																																																	
CHITVL2	0000 0000H	Minimum transfer interval																																																	
DTRFR2	0000 0000H	Hardware trigger mask																																																	

No.108 14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)
The row for setting value modified from "R/W" to "Set value", an interrupt symbol modified

V1.00		V2.00																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Page	Description	Page	Description																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
14-142	<p>[14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.38 Channel Configuration Register (CHCFG2) Settings of Setting Example 2</p> <table border="1"> <tr> <td colspan="2">CHCFG2</td> <td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> <td>Address</td> </tr> <tr> <td></td> <td></td> <td>DMS</td><td>REN</td><td>RSW</td><td>RSEL</td><td>SBE</td><td>DIM</td><td>TCM</td><td>DEM</td><td>WONLY</td><td>TM</td><td>DAD</td><td>SAD</td> <td>DDS3- DDS0</td> <td>SDS3- SDS0</td> <td>DRRP</td> <td>AM2- AM0</td> <td>0</td> <td>LVL</td><td>LEN</td><td>HEN</td><td>REQD</td> <td>SEL2- SEL0</td> <td colspan="6"></td> <td>400A 28ACH</td> </tr> <tr> <td></td> <td></td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>Initial value</td> </tr> <tr> <td></td> <td></td> <td>RW</td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0000 0000H</td> </tr> <tr> <td>Initial Value</td> <td>Bit Name</td> <td colspan="26">Description</td> </tr> <tr> <td>31</td> <td>DMS</td> <td colspan="26">0: Register mode</td> </tr> <tr> <td>30</td> <td>REN</td> <td colspan="26">0: Does not execute continuously.</td> </tr> <tr> <td>29</td> <td>RSW</td> <td colspan="26">0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.</td> </tr> <tr> <td>28</td> <td>RSEL</td> <td colspan="26">1: Uses the Next 1 register set for the next DMA transfer.</td> </tr> <tr> <td>27</td> <td>SBE</td> <td colspan="26">0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.</td> </tr> <tr> <td>26</td> <td>DIM</td> <td colspan="26">0: Does not mask INTDERR0 when LV is set to 0 in link mode.</td> </tr> <tr> <td>25</td> <td>TCM</td> <td colspan="26">0: Masks terminal count output.</td> </tr> <tr> <td>24</td> <td>DEM</td> <td colspan="26">0: Enables INTDMA02 output when a DMA transaction is completed.</td> </tr> </table>	CHCFG2		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address			DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REQD	SEL2- SEL0							400A 28ACH			0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Initial value			RW	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 0000H	Initial Value	Bit Name	Description																										31	DMS	0: Register mode																										30	REN	0: Does not execute continuously.																										29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.																										28	RSEL	1: Uses the Next 1 register set for the next DMA transfer.																										27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																										26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.																										25	TCM	0: Masks terminal count output.																										24	DEM	0: Enables INTDMA02 output when a DMA transaction is completed.																										14-142	<p>[14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.38 Channel Configuration Register (CHCFG2) Settings of Setting Example 2</p> <table border="1"> <tr> <td colspan="2">CHCFG2</td> <td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> <td>Address</td> </tr> <tr> <td></td> <td></td> <td>DMS</td><td>REN</td><td>RSW</td><td>RSEL</td><td>SBE</td><td>DIM</td><td>TCM</td><td>DEM</td><td>WONLY</td><td>TM</td><td>DAD</td><td>SAD</td> <td>DDS3- DDS0</td> <td>SDS3- SDS0</td> <td>DRRP</td> <td>AM2- AM0</td> <td>0</td> <td>LVL</td><td>LEN</td><td>HEN</td><td>REQD</td> <td>SEL2- SEL0</td> <td colspan="6"></td> <td>400A 28ACH</td> </tr> <tr> <td></td> <td></td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>Initial value</td> </tr> <tr> <td></td> <td></td> <td>Set value</td> <td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0000 0000H</td> </tr> <tr> <td>Initial Value</td> <td>Bit Name</td> <td colspan="26">Description</td> </tr> <tr> <td>31</td> <td>DMS</td> <td colspan="26">0: Register mode</td> </tr> <tr> <td>30</td> <td>REN</td> <td colspan="26">0: Does not execute continuously.</td> </tr> <tr> <td>29</td> <td>RSW</td> <td colspan="26">0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.</td> </tr> <tr> <td>28</td> <td>RSEL</td> <td colspan="26">1: Uses the Next 1 register set for the next DMA transfer.</td> </tr> <tr> <td>27</td> <td>SBE</td> <td colspan="26">0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.</td> </tr> <tr> <td>26</td> <td>DIM</td> <td colspan="26">0: Does not mask INTDMA02 when LV is set to 0 in link mode.</td> </tr> <tr> <td>25</td> <td>TCM</td> <td colspan="26">0: Masks terminal count output.</td> </tr> <tr> <td>24</td> <td>DEM</td> <td colspan="26">0: Enables INTDMA02 output when a DMA transaction is completed.</td> </tr> </table>	CHCFG2		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address			DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REQD	SEL2- SEL0							400A 28ACH			0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Initial value			Set value	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 0000H	Initial Value	Bit Name	Description																										31	DMS	0: Register mode																										30	REN	0: Does not execute continuously.																										29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.																										28	RSEL	1: Uses the Next 1 register set for the next DMA transfer.																										27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																										26	DIM	0: Does not mask INTDMA02 when LV is set to 0 in link mode.																										25	TCM	0: Masks terminal count output.																										24	DEM	0: Enables INTDMA02 output when a DMA transaction is completed.																									
CHCFG2		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REQD	SEL2- SEL0							400A 28ACH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
		0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Initial value																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		RW	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 0000H																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Initial Value	Bit Name	Description																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
31	DMS	0: Register mode																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
30	REN	0: Does not execute continuously.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
28	RSEL	1: Uses the Next 1 register set for the next DMA transfer.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
25	TCM	0: Masks terminal count output.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
24	DEM	0: Enables INTDMA02 output when a DMA transaction is completed.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
CHCFG2		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REQD	SEL2- SEL0							400A 28ACH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
		0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Initial value																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
		Set value	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 0000H																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Initial Value	Bit Name	Description																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
31	DMS	0: Register mode																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
30	REN	0: Does not execute continuously.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
28	RSEL	1: Uses the Next 1 register set for the next DMA transfer.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
26	DIM	0: Does not mask INTDMA02 when LV is set to 0 in link mode.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
25	TCM	0: Masks terminal count output.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
24	DEM	0: Enables INTDMA02 output when a DMA transaction is completed.																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									

**No.109 14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)
An interrupt symbol modified**

V1.00		V2.00	
Page	Description	Page	Description
14-143	[14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]	14-143	[14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]
	Figure 14.39 Operation Flow of Setting Example 2		Figure 14.39 Operation Flow of Setting Example 2

No.110 14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)

The row for setting value modified from "R/W" to "Set value", an interrupt symbol modified

V1.00		V2.00																																																																																																																																																																																																																																																																																																																																																																																																																		
Page	Description	Page	Description																																																																																																																																																																																																																																																																																																																																																																																																																	
14-145	<p>[14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.41 Channel Configuration Register (CHCFG1) Settings of Setting Example 3</p> <table border="1"> <tr> <td colspan="2">CHCFG1</td> <td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> <td>Address</td> </tr> <tr> <td></td><td></td> <td>DMS</td><td>REN</td><td>RSW</td><td>RSEL</td><td>SBE</td><td>DIM</td><td>TCM</td><td>DEM</td><td>WONLY</td><td>TM</td><td>DAD</td><td>SAD</td><td>DDS3- DDS0</td><td>SDS3- SDS0</td><td>DRRP</td><td>AM2- AM0</td><td>0</td><td>LVL</td><td>LEN</td><td>HEN</td><td>REOD</td><td>SEL2- SEL0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>400A 286CH</td> </tr> <tr> <td></td><td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>Initial value</td> </tr> <tr> <td></td><td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>0000 0000H</td> </tr> <tr> <td></td><td></td> <td>R/W</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td> <td></td> </tr> </table> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>DMS</td> <td>0: Register mode</td> </tr> <tr> <td>30</td> <td>REN</td> <td>1: Executes continuously (uses the Next register set selected by the RSEL bit).</td> </tr> <tr> <td>29</td> <td>RSW</td> <td>1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.</td> </tr> <tr> <td>28</td> <td>RSEL</td> <td>0: Uses the Next 0 register set for the next DMA transfer.</td> </tr> <tr> <td>27</td> <td>SBE</td> <td>0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.</td> </tr> <tr> <td>26</td> <td>DIM</td> <td>0: Does not mask INTDERR0 when LV is set to 0 in link mode.</td> </tr> </tbody> </table>	CHCFG1		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address			DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REOD	SEL2- SEL0												400A 286CH																																					Initial value																																					0000 0000H			R/W	0	1	1	0	0	0	0	0	1	0	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1		Bit Position	Bit Name	Description	31	DMS	0: Register mode	30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).	29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.	26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.	14-145	<p>[14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.41 Channel Configuration Register (CHCFG1) Settings of Setting Example 3</p> <table border="1"> <tr> <td colspan="2">CHCFG1</td> <td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> <td>Address</td> </tr> <tr> <td></td><td></td> <td>DMS</td><td>REN</td><td>RSW</td><td>RSEL</td><td>SBE</td><td>DIM</td><td>TCM</td><td>DEM</td><td>WONLY</td><td>TM</td><td>DAD</td><td>SAD</td><td>DDS3- DDS0</td><td>SDS3- SDS0</td><td>DRRP</td><td>AM2- AM0</td><td>0</td><td>LVL</td><td>LEN</td><td>HEN</td><td>REOD</td><td>SEL2- SEL0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>400A 286CH</td> </tr> <tr> <td></td><td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>Initial value</td> </tr> <tr> <td></td><td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> <td>0000 0000H</td> </tr> <tr> <td></td><td></td> <td>Set value</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td> <td></td> </tr> </table> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31</td> <td>DMS</td> <td>0: Register mode</td> </tr> <tr> <td>30</td> <td>REN</td> <td>1: Executes continuously (uses the Next register set selected by the RSEL bit).</td> </tr> <tr> <td>29</td> <td>RSW</td> <td>1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.</td> </tr> <tr> <td>28</td> <td>RSEL</td> <td>0: Uses the Next 0 register set for the next DMA transfer.</td> </tr> <tr> <td>27</td> <td>SBE</td> <td>0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.</td> </tr> <tr> <td>26</td> <td>DIM</td> <td>0: Does not mask INTDMA01 when LV is set to 0 in link mode.</td> </tr> </tbody> </table>	CHCFG1		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address			DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REOD	SEL2- SEL0											400A 286CH																																				Initial value																																					0000 0000H			Set value	0	1	1	0	0	0	0	1	0	1	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1		Bit Position	Bit Name	Description	31	DMS	0: Register mode	30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).	29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.	26	DIM	0: Does not mask INTDMA01 when LV is set to 0 in link mode.
CHCFG1		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address																																																																																																																																																																																																																																																																																																																																																																																		
		DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REOD	SEL2- SEL0												400A 286CH																																																																																																																																																																																																																																																																																																																																																																																	
																																				Initial value																																																																																																																																																																																																																																																																																																																																																																																
																																				0000 0000H																																																																																																																																																																																																																																																																																																																																																																																
		R/W	0	1	1	0	0	0	0	0	1	0	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																																		
Bit Position	Bit Name	Description																																																																																																																																																																																																																																																																																																																																																																																																																		
31	DMS	0: Register mode																																																																																																																																																																																																																																																																																																																																																																																																																		
30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).																																																																																																																																																																																																																																																																																																																																																																																																																		
29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.																																																																																																																																																																																																																																																																																																																																																																																																																		
28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.																																																																																																																																																																																																																																																																																																																																																																																																																		
27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																																																																																																																																																																																																																																																																																																																																																																																																																		
26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.																																																																																																																																																																																																																																																																																																																																																																																																																		
CHCFG1		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address																																																																																																																																																																																																																																																																																																																																																																																		
		DMS	REN	RSW	RSEL	SBE	DIM	TCM	DEM	WONLY	TM	DAD	SAD	DDS3- DDS0	SDS3- SDS0	DRRP	AM2- AM0	0	LVL	LEN	HEN	REOD	SEL2- SEL0											400A 286CH																																																																																																																																																																																																																																																																																																																																																																																		
																																			Initial value																																																																																																																																																																																																																																																																																																																																																																																	
																																				0000 0000H																																																																																																																																																																																																																																																																																																																																																																																
		Set value	0	1	1	0	0	0	0	1	0	1	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1																																																																																																																																																																																																																																																																																																																																																																																			
Bit Position	Bit Name	Description																																																																																																																																																																																																																																																																																																																																																																																																																		
31	DMS	0: Register mode																																																																																																																																																																																																																																																																																																																																																																																																																		
30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).																																																																																																																																																																																																																																																																																																																																																																																																																		
29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.																																																																																																																																																																																																																																																																																																																																																																																																																		
28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.																																																																																																																																																																																																																																																																																																																																																																																																																		
27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.																																																																																																																																																																																																																																																																																																																																																																																																																		
26	DIM	0: Does not mask INTDMA01 when LV is set to 0 in link mode.																																																																																																																																																																																																																																																																																																																																																																																																																		

No.111 14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)
An interrupt symbol modified

V1.00		V2.00	
Page	Description	Page	Description
14-146	<p>[14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)]</p>	14-146	<p>[14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)]</p>
	<p>Figure 14.40 Operation Flow of Setting Example 3</p>		<p>Figure 14.40 Operation Flow of Setting Example 3</p>

No.112 14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)

Register symbols modified, non-supported register (DMAESEL) deleted

V1.00		V2.00																												
Page	Description	Page	Description																											
14-149	<p>[14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.46 Register Settings of Setting Example 4</p> <table border="1"> <thead> <tr> <th>Register</th> <th>Set Value</th> <th>Settings, etc.</th> </tr> </thead> <tbody> <tr> <td>DCTRL1</td> <td>0000 0001H</td> <td>Set the order of priority (round robin mode).</td> </tr> <tr> <td>NXLA_10</td> <td>2001 1000H</td> <td>Descriptor start address.</td> </tr> <tr> <td>CHCFG_10</td> <td>8000 0000H</td> <td>Channel configuration.</td> </tr> <tr> <td>DMAESEL</td> <td>0000 0000H</td> <td>Sets the DMA interface of DMA channel 0 to AHB.</td> </tr> </tbody> </table>	Register	Set Value	Settings, etc.	DCTRL1	0000 0001H	Set the order of priority (round robin mode).	NXLA_10	2001 1000H	Descriptor start address.	CHCFG_10	8000 0000H	Channel configuration.	DMAESEL	0000 0000H	Sets the DMA interface of DMA channel 0 to AHB.	14-149	<p>[14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)]</p> <p>Table 14.46 Register Settings of Setting Example 4</p> <table border="1"> <thead> <tr> <th>Register</th> <th>Set Value</th> <th>Settings, etc.</th> </tr> </thead> <tbody> <tr> <td>DCTRL</td> <td>0000 0001H</td> <td>Set the order of priority (round robin mode).</td> </tr> <tr> <td>NXLA0</td> <td>2001 1000H</td> <td>Descriptor start address.</td> </tr> <tr> <td>CHCFG0</td> <td>8000 0000H</td> <td>Channel configuration.</td> </tr> </tbody> </table>	Register	Set Value	Settings, etc.	DCTRL	0000 0001H	Set the order of priority (round robin mode).	NXLA0	2001 1000H	Descriptor start address.	CHCFG0	8000 0000H	Channel configuration.
Register	Set Value	Settings, etc.																												
DCTRL1	0000 0001H	Set the order of priority (round robin mode).																												
NXLA_10	2001 1000H	Descriptor start address.																												
CHCFG_10	8000 0000H	Channel configuration.																												
DMAESEL	0000 0000H	Sets the DMA interface of DMA channel 0 to AHB.																												
Register	Set Value	Settings, etc.																												
DCTRL	0000 0001H	Set the order of priority (round robin mode).																												
NXLA0	2001 1000H	Descriptor start address.																												
CHCFG0	8000 0000H	Channel configuration.																												

**No.113 14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)
An interrupt symbol modified**

V1.00		V2.00	
Page	Description	Page	Description
14-149	[14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)]	14-149	[14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)]
	Figure 14.41 Operation Flow of Setting Example 4		Figure 14.41 Operation Flow of Setting Example 4

No.114 21.9.1(2) Slave operation setting procedure during single transfer mode
Register symbols modified, non-supported register (DMAESEL) deleted

Page	Description	Page	Description
21-119	[21.9.1(2) Slave operation setting procedure during single transfer mode]	21-119	[21.9.1(2) Slave operation setting procedure during single transfer mode]
	<p style="text-align: center;">V1.00</p> <p style="font-size: small;">a) Make settings according to the environment. b) Values are not referenced in this environment. Note: The double-boxed items indicate processing that exits the wait state.</p>		<p style="text-align: center;">V2.00</p> <p style="font-size: small;">a) Make settings according to the environment. b) Values are not referenced in this environment. Note: The double-boxed items indicate processing that exits the wait state.</p>
	<p>Figure 21.15 Slave Operation Setting Procedure during Single Transfer Mode (Single Master Environment)</p>		<p>Figure 21.15 Slave Operation Setting Procedure during Single Transfer Mode (Single Master Environment)</p> <p style="color: red; font-weight: bold;"><R></p>