

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A019A/E	Rev.	1.00
Title	Notification of R-IN32M3 Series User's Manual: R-IN32M3-CL (Rev.3.00 to Rev.3.01) Revised contents: Corrections and new functions		Information Category	Technical Notification	
Applicable Product	See following	Lot No.	Reference Document	R-IN32M3 Series User's Manual: R-IN32M3-CL Rev. 3.01 (R18UZ0005EJ0301)	
		All lots			

R-IN32M3 Series User's Manual: R-IN32M3-CL Rev. 3.01 (R18UZ0005EJ0301) has been released on Renesas website. This technical update follows revision 3.00 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below.

## 1 Applicable Product

Product Type	Model Marking	Product Code
R-IN32M3-EC	MC-10287F1	MC-10287F1-HN4-A
		MC-10287F1-HN4-M1-A
	MC-10287BF1	MC-10287BF1-HN4-A
		MC-10287BF1-HN4-M1-A
R-IN32M3-CL	D60510F1	UPD60510F1-HN4-A
		UPD60510F1-HN4-M1-A
	D60510BF1	UPD60510BF1-HN4-A
		UPD60510BF1-HN4-M1-A

## 2 Documentation Updates

No	Applicable Item (Rev. 3.01 Section)	Applicable Page (Rev. 3.01)	Contents
1	2.1.13 CC-Link IE Field Pins (Intelligent Device Station)	18	Complement
2	2.1.14 CC-Link Pins (Intelligent Device Station)	19	Complement
3	2.1.16 System Pins	21	Expression alignment
4	4.2 List of Interrupts, Table 4.1 (2/4)	46	Expression alignment
5	4.2 List of Interrupts, Table 4.1 (3/4), (4/4)	48-49	New function
6	5. Peripheral Modules	50	Expression alignment
7	6.2 Cautionary Notes	55	Complement

**No.1 2.1.13 CC-Link IE Field Pins (Intelligent Device Station)**

Note to the section modified.

V3.00		V3.01	
Page	Description	Page	Description
18	<p><b>[2.1.13 CC-Link IE Field Pins (Intelligent Device Station)]</b></p> <p><b>Note:</b> When user does boot with the external memory boot mode, external serial flash ROM boot mode, or instruction RAM boot mode, be sure not to input the low level to P33 (multiplexed with CCI_WAITEDGEH) and P34 (CCI_WRLLENH) pins during a reset. P33 and P34 pins should be left open circuit or the high level should be input to the pins during a reset. If you input the low level to P33 and P34 pins during a reset, you cannot access the CC-Link IE field from the CPU of the R-IN32M3.</p>	18	<p><b>[2.1.13 CC-Link IE Field Pins (Intelligent Device Station)]</b></p> <p><b>Note:</b> When user does boot with the external memory boot mode, external serial flash ROM boot mode, or instruction RAM boot mode, be sure not to input the low level to P33 (multiplexed with CCI_WAITEDGEH) and P34 (multiplexed with CCI_WRLLENH) pins during a reset. P33 and P34 pins should be left open circuit or the high level should be input to the pins during a reset. If you input the low level to P33 and P34 pins during a reset, you cannot access the CC-Link IE field from the CPU and DMA controller of the R-IN32M3.</p>

**No.2 2.1.14 CC-Link Pins (Intelligent Device Station)**

Description for the CCM\_MDIN0-3 signals modified.

V3.00		V3.01																																																																			
Page	Description	Page	Description																																																																		
19	<p><b>[2.1.14 CC-Link Pins (Intelligent Device Station)]</b></p> <table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Function</th> <th>Shared Port</th> <th>Active</th> <th>Level during &amp; after Reset</th> </tr> </thead> <tbody> <tr> <td>CCM_LINKERRZ</td> <td>O</td> <td>Link error LED control output</td> <td>P20</td> <td>Low</td> <td rowspan="3">Hi-Z(High)</td> </tr> <tr> <td>CCM_ERRZ</td> <td>O</td> <td>Error LED control output</td> <td>P21</td> <td>Low</td> </tr> <tr> <td>CCM_RUNZ</td> <td>O</td> <td>Run LED control output</td> <td>P26</td> <td>Low</td> </tr> <tr> <td>CCM_MDIN0-CCM_MDIN3</td> <td>I</td> <td>Mode setting switch input</td> <td>P62-P65</td> <td>—</td> <td rowspan="2">—</td> </tr> <tr> <td>CCM_SNIN0-CCM_SNIN7</td> <td>I</td> <td>Station no. setting switch input</td> <td>P70-P77</td> <td>—</td> </tr> </tbody> </table>	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset	CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z(High)	CCM_ERRZ	O	Error LED control output	P21	Low	CCM_RUNZ	O	Run LED control output	P26	Low	CCM_MDIN0-CCM_MDIN3	I	Mode setting switch input	P62-P65	—	—	CCM_SNIN0-CCM_SNIN7	I	Station no. setting switch input	P70-P77	—	19	<p><b>[2.1.14 CC-Link Pins (Intelligent Device Station)]</b></p> <table border="1"> <thead> <tr> <th>Pin Name</th> <th>I/O</th> <th>Function</th> <th>Shared Port</th> <th>Active</th> <th>Level during &amp; after Reset</th> </tr> </thead> <tbody> <tr> <td>CCM_LINKERRZ</td> <td>O</td> <td>Link error LED control output</td> <td>P20</td> <td>Low</td> <td rowspan="3">Hi-Z(High)</td> </tr> <tr> <td>CCM_ERRZ</td> <td>O</td> <td>Error LED control output</td> <td>P21</td> <td>Low</td> </tr> <tr> <td>CCM_RUNZ</td> <td>O</td> <td>Run LED control output</td> <td>P26</td> <td>Low</td> </tr> <tr> <td>CCM_MDIN0-CCM_MDIN3</td> <td>I</td> <td>Transfer rate and mode setting switch input</td> <td>P62-P65</td> <td>—</td> <td rowspan="2">—</td> </tr> <tr> <td>CCM_SNIN0-CCM_SNIN7</td> <td>I</td> <td>Station no. setting switch input</td> <td>P70-P77</td> <td>—</td> </tr> </tbody> </table>	Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset	CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z(High)	CCM_ERRZ	O	Error LED control output	P21	Low	CCM_RUNZ	O	Run LED control output	P26	Low	CCM_MDIN0-CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	—	—	CCM_SNIN0-CCM_SNIN7	I	Station no. setting switch input	P70-P77	—
Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset																																																																
CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z(High)																																																																
CCM_ERRZ	O	Error LED control output	P21	Low																																																																	
CCM_RUNZ	O	Run LED control output	P26	Low																																																																	
CCM_MDIN0-CCM_MDIN3	I	Mode setting switch input	P62-P65	—	—																																																																
CCM_SNIN0-CCM_SNIN7	I	Station no. setting switch input	P70-P77	—																																																																	
Pin Name	I/O	Function	Shared Port	Active	Level during & after Reset																																																																
CCM_LINKERRZ	O	Link error LED control output	P20	Low	Hi-Z(High)																																																																
CCM_ERRZ	O	Error LED control output	P21	Low																																																																	
CCM_RUNZ	O	Run LED control output	P26	Low																																																																	
CCM_MDIN0-CCM_MDIN3	I	Transfer rate and mode setting switch input	P62-P65	—	—																																																																
CCM_SNIN0-CCM_SNIN7	I	Station no. setting switch input	P70-P77	—																																																																	

**No.3 2.1.16 System Pins**  
**Function of PONRZ modified**

V3.00					V3.01						
Page	Description				Page	Description					
22	<b>[2.1.16 System Pins]</b>				22	<b>[2.1.16 System Pins]</b>					
	Pin Name	I/O	Function	Active	Level during & after Reset		Pin Name	I/O	Function	Active	Level during & after Reset
	PONRZ	I	Internal RAM power on reset input	Low	-		PONRZ	I	Power on reset input	Low	-

**No.4 4.2 List of Interrupts**  
**Exception No.54 INTETHSW: Interrupt source name changed**

V3.00							V3.01									
Page	Description						Page	Description								
47	<b>[4.2 List of Interrupts]</b> [Table 4.1 List of Interrupts] (2/4)						47	<b>[4.2 List of Interrupts]</b> [Table 4.1 List of Interrupts] (2/4)								
	Exception No.	Name	Interrupt Source	Connected to					Exception No.	Name	Interrupt Source	Connected to				
				NVIC	HW-RTOS	DMAC	Real Time Port	Timer				NVIC	HW-RTOS	DMAC	Real Time Port	Timer
	54	INTETHSW	Ether SWITCH interrupt	○	○	○	○	○	54	INTETHSW	Ether SWITCH <b>Timer</b> interrupt <R>	○	○	○	○	○

**No.5 4.2 List of Interrupts**

ECC error interrupts are added to exception numbers 115 to 120 of Table 4.1.

V3.00							V3.01								
Page	Description						Page	Description							
48-49	<b>[4.2 List of Interrupts]</b> [Table 4.1 List of Interrupts]						48-49	<b>[4.2 List of Interrupts]</b> [Table 4.1 List of Interrupts]							
	(3/4)							(3/4)							
	Exce ption No.	Name	Interrupt Source	Connected to				Exce ption No.	Name	Interrupt Source	Connected to				
				NVIC	HW- RTOS	DMAC	Real Time Port	NVIC			NVIC	HW- RTOS	DMAC	Real Time Port	Timer
	114	—	Reserved	—	—	—	—	—	114	—	Reserve	—	—	—	—
	115	—	Reserved	—	—	—	—	—	115	IRAMECCSEC	Internal instruction RAM 1-bit ECC error correction interrupt	✓	—	—	—
	116	—	Reserved	—	—	—	—	—	116	DRAMECCSEC	Data RAM 1-bit ECC error correction interrupt	✓	—	—	—
	117	—	Reserved	—	—	—	—	—	117	BRAMECCSEC	Buffer RAM 1-bit ECC error correction interrupt	✓	—	—	—
	118	—	Reserved	—	—	—	—	—	118	IRAMECCDED	Internal instruction RAM 2-bit ECC error detection interrupt	✓	—	—	—
	119	—	Reserved	—	—	—	—	—	119	DRAMECCDED	Data RAM 2-bit ECC error detection interrupt	✓	—	—	—
	(4/4)							(4/4)							
	Exce ption No.	Name	Interrupt Source	Connected to				Exce ption No.	Name	Interrupt Source	Connected to				
				NVIC	HW- RTOS	DMAC	Real Time Port	NVIC			NVIC	HW- RTOS	DMAC	Real Time Port	Timer
	120	—	Reserved	—	—	—	—	—	120	BRAMECCDED	Buffer RAM 2-bit ECC error detection interrupt	✓	—	—	—

**No.6 5. Peripheral Modules**

Expressions of peripheral functions are unified to that in the User's Manual (Peripheral Modules).

V3.00		V3.01	
Page	Description	Page	Description
50	<p><b>[5. Peripheral Modules]</b></p> <ul style="list-style-type: none"> <li>● Clock function</li> <li>● CPU</li> <li>● Bus structure</li> <li>● Hardware real-time OS</li> <li>● Gigabit Ethernet interface</li> <li>● Asynchronous SRAM memory controller</li> <li>● Synchronous burst access memory controller</li>   <li>● Serial flash ROM memory controller</li> <li>● DMA function</li> <li>● Timer array unit J (TAUJ)</li> <li>● Window watchdog timer A (WDTA)</li> <li>● Asynchronous serial interface J (UARTJ)</li> <li>● Clocked serial interface H (CSIH)</li> <li>● I2C BUS (IICB)</li> <li>● CAN controller (FCN)</li> <li>● CC-Link (Intelligent device station)</li> <li>● CC-Link (Remote device station)</li> <li>● Other interface control</li> </ul>	50	<p><b>[5. Peripheral Modules]</b></p> <ul style="list-style-type: none"> <li>● Clock function/Reset function</li> <li>● CPU/Internal RAM</li> <li>● Bus structure</li> <li>● Hardware real-time OS</li> <li>● Gigabit Ethernet interface</li> <li>● Asynchronous SRAM memory controller</li> <li>● Synchronous burst access memory controller</li> <li>● External MCU interface</li> <li>● Serial flash ROM memory controller</li> <li>● DMA function</li> <li>● Timer array unit J (TAUJ2)</li> <li>● Window watchdog timer A (WDTA)</li> <li>● Asynchronous serial interface J (UARTJ)</li> <li>● Clocked serial interface H (CSIH)</li> <li>● I2C BUS (IICB)</li> <li>● CAN controller (FCN)</li> <li>● CC-Link (Intelligent device station, Remote device station)</li>   <li>● System registers (APB peripheral register area)</li> <li>● Debug function</li> </ul>

**No.7 6.2 Cautionary Notes**  
**"6.2 Cautionary Notes" newly added.**

V3.00		V3.01	
Page	Description	Page	Description
-	[6.2 Cautionary Notes] (No description)	55	<p><b>[6.2 Cautionary Notes]</b></p> <p>6.2 Cautionary Notes &lt;R&gt;</p> <p>The following cautionary notes apply when accessing the CC-Link IE Field (Intelligent device station).</p> <p>(1) Accessing when the MEMIFSEL Pin being Low                      The on-chip CPU (Cortex-M3) and DMA controller of the R-IN32M3-CL can access the CC-Link IE field.</p> <p>(2) Accessing when the MEMIFSEL Pin being High                      In the initial state, only the external MCU interface can access the CC-Link IE field and not the Cortex-M3 or DMA controller. Access to the CC-Link IE field from the Cortex-M3 and DMA controller is enabled by switching the access paths by using the SRAM bridge select register (SRAMBRSEL). For the detailed specification of the register, refer to the R-IN32M3 Series User's Manual (Peripheral Modules).</p> <p>Below is an example procedure for switching access paths.</p> <pre>                     graph TD                         Start([Start]) --&gt; Unlock[Unlock protects]                         Unlock --&gt; Switch[Switch access paths]                         Switch --&gt; Protects[Set protects]                         Protects --&gt; Settings[Make access control settings for the CC-Link IE field]                         Settings --&gt; End([End])                     </pre> <p><b>Figure 6.1 Procedure for Switching Access Path to the CC-Link IE Field</b></p> <p><b>Caution:</b> When accessing the CC-Link IE field from an internal master of the R-IN32M3-CL (Cortex-M3 or DMA controller), high level must be input to the P33 and P34 pins during a reset. For details, see section 2.1.13, CC-Link IE Field Pins (Intelligent Device Station).</p>