To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS

RENESAS TECHNICAL UPDATE

Product Category	MPU&MCU		Document No.	TN-SH7-A684A/E	Rev	1.00
Title	Note on Use of SH7780 SIOF Master Mode 2		Information Category	Technical Notification		
Applicable Product	SH7780 Group	Lot No.	Reference Document	SH7780 Hardware Manual Rev.1.00 Dec.13.2005 (REJ09B0158-0100)		
		All lots				

The SIOF of the SH7780 has the following note when using master mode 2.

[Summary]

When using master mode 2 of the SIOF, if a transfer is started as set SICTR.FSE to 1 after reset, the first L/R signal (SIOF_SYNC) is always asserted early for one clock (see figure 1). And if a transfer is suspended as clear SICTR.FSE to 0 and resumes as set SICTR.FSE to 1 again, the first L/R signal may be asserted one clock late (see figure 2). In any case, an inaccurate data may be received at the first slot of received frame.


Figure 1. SIOF_SYNC Output Timing in Master Mode 2 (Transfer Started)

Figure 2. SIOF_SYNC Output Timing in Master Mode 2 (Transfer Resumed)

[Workaround]

1. When the L/R signal asserted early for one clock.

There is no suitable workaround about the SIOF of the SH7780. If this operation is the problem in your system, take the countermeasure on your system for example ignore the first data.

If any countermeasure cannot be used on your system, use the SSI instead of the SIOF. However, the SSI cannot perform the full-duplex transfer by multiple slots. Furthermore, the SIOF cannot be used when use the SSI because of the SH7780 pin configuration.

2 When the L/R signal asserted one clock late.

Never suspend as clear SICTR.FSE to 0 during the transfer. When suspending the transfer, clear the TXE or RXE bit in SICTR.

- End of Text -