

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Renesas Technology Corp.

Product Category	MPU&MCU		Document No.	TN-H8*-A355A/E	Rev.	1.00
Title	H8/38099 Group About the change of the electrical characteristics		Information Category	Technical Notification		
Applicable Product	H8/38099 Group	Lot No.	Reference Document	H8/38099 Group Hardware Manual (REJ09B0309-0100)		
		All				

We would like to inform you about the change of the electrical characteristics for H8/38099 Group.

Change part 1

Section 26 Electrical Characteristics

26.2 Electrical Characteristics for F-ZTAT Version

26.2.2 DC Characteristics

Table 26.2 DC Characteristics

Page 556 and 557 of 666

Before change

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Note
				Min.	Typ.	Max.		
Active mode current consumption	I <sub>OP1</sub>	V <sub>CC</sub>	Active (high-speed) mode, V <sub>CC</sub> = 1.8 V, f <sub>OSC</sub> = 2 MHz	—	TBD	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup> * <sup>5</sup>
			Active (high-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 4 MHz	—	TBD	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup>
			Active (high-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 10 MHz	—	TBD	TBD	mA	* <sup>1</sup> * <sup>2</sup>
	I <sub>OP2</sub>	V <sub>CC</sub>	Active (medium-speed) mode, V <sub>CC</sub> = 1.8 V, f <sub>OSC</sub> = 2 MHz, φ <sub>osc</sub> /64	—	TBD	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup> * <sup>5</sup>
			Active (medium-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 4 MHz, φ <sub>osc</sub> /64	—	TBD	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup>
			Active (medium-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 10 MHz, φ <sub>osc</sub> /64	—	TBD	TBD	mA	* <sup>1</sup> * <sup>2</sup>
Sleep mode current consumption	I <sub>SLEEP</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 1.8 V, f <sub>OSC</sub> = 2 MHz	—	TBD	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup> * <sup>5</sup>
			V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 4 MHz	—	TBD	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup>
			V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 10 MHz	—	TBD	TBD	mA	* <sup>1</sup> * <sup>2</sup>
Subactive mode current consumption	I <sub>SUB</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 2.7 V, 32-kHz crystal resonator used (φ <sub>SUB</sub> = φ <sub>w</sub> /8)	—	TBD	—	μA	* <sup>1</sup> * <sup>2</sup> Reference value
			V <sub>CC</sub> = 2.7 V, 32-kHz crystal resonator used (φ <sub>SUB</sub> = φ <sub>w</sub> /2)	—	TBD	TBD	μA	* <sup>1</sup> * <sup>2</sup>

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Note
				Min.	Typ.	Max.		
Subsleep mode current consumption	$I_{SUBSP}$	$V_{CC}$	$V_{CC} = 2.7\text{ V}$ , 32-kHz crystal resonator used ( $\phi_{SUB} = \phi_W/2$ )	—	TBD	TBD	$\mu\text{A}$	*1 *2
Watch mode current consumption	$I_{WATCH}$	$V_{CC}$	$V_{CC} = 1.8\text{ V}$ , $T_a = 25^\circ\text{C}$ 32-kHz crystal resonator used	—	TBD	—	$\mu\text{A}$	*1 *2 *5 Reference value
			$V_{CC} = 2.7\text{ V}$ , 32-kHz crystal resonator used	—	TBD	TBD		*1 *2
Standby mode current consumption	$I_{STBY}$	$V_{CC}$	$V_{CC} = 3.0\text{ V}$ , $T_a = 25^\circ\text{C}$ 32-kHz crystal resonator not used	—	0.6	—	$\mu\text{A}$	*1 *2 Reference value
			32-kHz crystal resonator not used	—	1.0	5.0		*1 *2
RAM data retaining voltage	$V_{RAM}$	$V_{CC}$		1.5	—	—	V	
Allowable output low current (per pin)	$I_{OL}$	Output pins except port 9 P90 to P93		—	—	0.5	mA	
				—	—	15.0		
Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except port 9 Port 9		—	—	20.0	mA	
				—	—	TBD		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	$V_{CC} = 2.7\text{ to }3.6\text{ V}$	—	—	2.0	mA	
			$V_{CC} = 1.8\text{ to }3.6\text{ V}$	—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins		—	—	10.0	mA	

After change

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Note
				Min.	Typ.	Max.		
Active mode current consumption	I <sub>OP1</sub>	V <sub>CC</sub>	Active (high-speed) mode, V <sub>CC</sub> = 1.8 V, f <sub>OSC</sub> = 2 MHz	—	1.1	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup> * <sup>5</sup>
			Active (high-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 4 MHz	—	3.4	—		Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup>
			Active (high-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 10 MHz	—	7.4	11.0		* <sup>1</sup> * <sup>2</sup>
	I <sub>OP2</sub>	V <sub>CC</sub>	Active (medium-speed) mode, V <sub>CC</sub> = 1.8 V, f <sub>OSC</sub> = 2 MHz, φ <sub>osc</sub> /64	—	0.4	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup> * <sup>5</sup>
			Active (medium-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 4 MHz, φ <sub>osc</sub> /64	—	0.7	—		Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup>
			Active (medium-speed) mode, V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 10 MHz, φ <sub>osc</sub> /64	—	1.1	1.5		* <sup>1</sup> * <sup>2</sup>
Sleep mode current consumption	I <sub>SLEEP</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 1.8 V, f <sub>OSC</sub> = 2 MHz	—	1.0	—	mA	Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup> * <sup>5</sup>
			V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 4 MHz	—	2.5	—		Max. guideline = 1.1 × typ * <sup>1</sup> * <sup>2</sup>
			V <sub>CC</sub> = 3.0 V, f <sub>OSC</sub> = 10 MHz	—	5.2	7.5		* <sup>1</sup> * <sup>2</sup>
Subactive mode current consumption	I <sub>SUB</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 2.7 V, 32-kHz crystal resonator used (φ <sub>SUB</sub> = φ <sub>w</sub> /8)	—	9.0	—	μA	* <sup>1</sup> * <sup>2</sup> Reference value
			V <sub>CC</sub> = 2.7 V, 32-kHz crystal resonator used (φ <sub>SUB</sub> = φ <sub>w</sub> /2)	—	27.0	50.0		* <sup>1</sup> * <sup>2</sup>

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Note
				Min.	Typ.	Max.		
Subsleep mode current consumption	$I_{SUBSP}$	$V_{CC}$	$V_{CC} = 2.7\text{ V}$ , 32-kHz crystal resonator used ( $\phi_{SUB} = \phi_W/2$ )	—	5.5	9.0	$\mu\text{A}$	*1 *2
Watch mode current consumption	$I_{WATCH}$	$V_{CC}$	$V_{CC} = 1.8\text{ V}$ , $T_a = 25^\circ\text{C}$ 32-kHz crystal resonator used	—	0.5	—	$\mu\text{A}$	*1 *2 *5 Reference value
			$V_{CC} = 2.7\text{ V}$ , 32-kHz crystal resonator used	—	1.5	5.0		*1 *2
Standby mode current consumption	$I_{STBY}$	$V_{CC}$	$V_{CC} = 3.0\text{ V}$ , $T_a = 25^\circ\text{C}$ 32-kHz crystal resonator not used	—	0.1	—	$\mu\text{A}$	*1 *2 Reference value
			32-kHz crystal resonator not used	—	1.0	5.0		*1 *2
RAM data retaining voltage	$V_{RAM}$	$V_{CC}$		1.5	—	—	V	
Allowable output low current (per pin)	$I_{OL}$	Output pins except port 9 P90 to P93		—	—	0.5	mA	
				—	—	15.0		
Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except port 9 Port 9		—	—	20.0	mA	
				—	—	60.0		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	$V_{CC} = 2.7\text{ to }3.6\text{ V}$	—	—	2.0	mA	
			$V_{CC} = 1.8\text{ to }3.6\text{ V}$	—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins		—	—	10.0	mA	

Change part 2

Section 26 Electrical Characteristics

26.2 Electrical Characteristics for F-ZTAT Version

26.2.3 AC Characteristics

Table 26.3 Control Signal Timing

Page 559, 560, 561 and 563 of 666

Before change

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure	
				Min.	Typ.	Max.			
System clock oscillation frequency	$f_{OSC}$	OSC1, OSC2	$V_{CC} = 2.7$ to $3.6$ V (10-MHz version)	2.0	—	10.0	MHz		
			$V_{CC} = 1.8$ to $3.6$ V (4-MHz version)	2.0	—	4.2			
System clock on-chip oscillation frequency	$f_{ROSC}$		On-chip oscillator for system clock selected $V_{CC} = 2.7$ to $3.6$ V	TBD	—	TBD		*4	
			On-chip oscillator for system clock selected $V_{CC} = 1.8$ to $2.7$ V	TBD	—	TBD			
OSC clock ( $\phi_{OSC}$ ) cycle time	$t_{OSC}$	OSC1, OSC2	$V_{CC} = 2.7$ to $3.6$ V (10-MHz version)	100	—	500 (1000)	ns	Figure 26.14 *2	
			$V_{CC} = 1.8$ to $3.6$ V (4-MHz version)	238	—	500 (1000)			
System clock on-chip oscillation clock ( $\phi_{ROSC}$ ) cycle time	$t_{ROSC}$		On-chip oscillator for system clock selected $V_{CC} = 2.7$ to $3.6$ V	TBD	—	TBD		*4	
			On-chip oscillator for system clock selected $V_{CC} = 1.8$ to $2.7$ V	TBD	—	TBD			
System clock ( $\phi$ ) cycle time	$t_{cyc}$				1	—	64	$t_{OSC}$	
					—	—	64		

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Subclock oscillation frequency	$f_w$	X1, X2		—	32.768 or 38.4	—	kHz	
Watch clock ( $\phi_w$ ) cycle time	$t_w$	X1, X2		—	30.5 or 26.0	—	$\mu$ s	Figure 26.14
Subclock ( $\phi_{SUB}$ ) cycle time	$t_{subcyc}$			2	—	8	$t_w$	*1
Instruction cycle time				2	—	—	$t_{cyc}$ $t_{subcyc}$	
Oscillation stabilization time	$t_{rc}$	OSC1, OSC2	Ceramic resonator ( $V_{CC} = 2.2$ to $3.6$ V)	—	20	45	$\mu$ s	Figure 26.23
			Ceramic resonator (other than above)	—	80	—		
			Crystal resonator ( $V_{CC} = 2.7$ to $3.6$ V)	—	TBD	TBD		
			Crystal resonator ( $V_{CC} = 2.2$ to $3.6$ V)	—	TBD	TBD		
			Other than above	—	—	50	ms	
			On-chip oscillator for system clock	At switching on	—	—	TBD	
External clock high width	$t_{CPH}$	OSC1	$V_{CC} = 2.2$ to $3.6$ V	—	—	2	s	Figure 5.5
			Other than above	—	4	—		
			$V_{CC} = 1.8$ to $3.6$ V (4-MHz version)	95	—	—		
		X1		—	15.26 or 13.02	—	$\mu$ s	



Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
External clock low width	t <sub>CPL</sub>	OSC1	V <sub>CC</sub> = 2.7 to 3.6 V (10-MHz version)	40	—	—	ns	Figure 26.14
			V <sub>CC</sub> = 1.8 to 3.6 V (4-MHz version)	95	—	—		
		X1	—	15.26 or 13.02	—	—	μs	
External clock rising time	t <sub>CPf</sub>	OSC1	V <sub>CC</sub> = 2.7 to 3.6 V (10-MHz version)	—	—	10	ns	Figure 26.14
			V <sub>CC</sub> = 1.8 to 3.6 V (4-MHz version)	—	—	24		
		X1	—	—	55.0			
External clock falling time	t <sub>CPf</sub>	OSC1	V <sub>CC</sub> = 2.7 to 3.6 V (10-MHz version)	—	—	10	ns	Figure 26.14
			V <sub>CC</sub> = 1.8 to 3.6 V (4-MHz version)	—	—	24		
		X1	—	—	55.0			
RES pin low width	t <sub>REL</sub>	RES		10	—	—	t <sub>cyc</sub>	Figure 26.15 *3

- Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2).
2. The value in parentheses is tOSC (max.) when an external clock is used.
3. For details on the power-on reset characteristics, refer to table 26.7 and figure 26.15.
4. The specifications may vary due to the effects of temperature, power-supply voltage, and dispersion of product lots. Thorough evaluation under the actual conditions of use is essential in the design of systems. Please confirm with our sales representatives for actual specification.

After change

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
System clock oscillation frequency	$f_{OSC}$	OSC1, OSC2	$V_{CC} = 2.7$ to 3.6 V (10-MHz version)	2.0	—	10.0	MHz	
			$V_{CC} = 1.8$ to 3.6 V (4-MHz version)	2.0	—	4.2		
System clock on-chip oscillation frequency	$f_{ROSC}$		On-chip oscillator for system clock selected $V_{CC} = 1.8$ to 3.6 V	0.5	—	10.0		*3
OSC clock ( $\phi_{OSC}$ ) cycle time	$t_{OSC}$	OSC1, OSC2	$V_{CC} = 2.7$ to 3.6 V (10-MHz version)	100	—	500	ns	Figure 26.14
			$V_{CC} = 1.8$ to 3.6 V (4-MHz version)	238	—	500		
System clock on-chip oscillation clock ( $\phi_{ROSC}$ ) cycle time	$t_{ROSC}$		On-chip oscillator for system clock selected $V_{CC} = 1.8$ to 3.6 V	100	—	2000		*3
System clock ( $\phi$ ) cycle time	$t_{cyc}$			1	—	64	$t_{OSC}$	
				—	—	64	$\mu s$	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
Subclock oscillation frequency	$f_w$	X1, X2		—	32.768 or 38.4	—	kHz	
Watch clock ( $\phi_w$ ) cycle time	$t_w$	X1, X2		—	30.5 or 26.0	—	$\mu$ s	Figure 26.14
Subclock ( $\phi_{SUB}$ ) cycle time	$t_{subcyc}$			2	—	8	$t_w$	*1
Instruction cycle time				2	—	—	$t_{cyc}$ $t_{subcyc}$	
Oscillation stabilization time	$t_{rc}$	OSC1, OSC2	Ceramic resonator ( $V_{CC} = 2.2$ to $3.6$ V)	—	20	45	$\mu$ s	Figure 26.23
			Ceramic resonator (other than above)	—	80	—		
			Crystal resonator ( $V_{CC} = 2.7$ to $3.6$ V)	—	0.8	2.0	ms	
			Crystal resonator ( $V_{CC} = 2.2$ to $3.6$ V)	—	1.2	3.0		
			Other than above	—	—	50	ms	
			On-chip oscillator for system clock	At switching on	—	—	25	
External clock high width	$t_{CPH}$	X1, X2	$V_{CC} = 2.2$ to $3.6$ V	—	—	2	s	Figure 5.5
			Other than above	—	4	—		
		X1	$V_{CC} = 2.7$ to $3.6$ V (10-MHz version)	40	—	—	ns	
	$V_{CC} = 1.8$ to $3.6$ V (4-MHz version)	95	—	—				
		X1		—	15.26 or 13.02	—	$\mu$ s	

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min.	Typ.	Max.		
External clock low width	t <sub>CPL</sub>	OSC1	V <sub>CC</sub> = 2.7 to 3.6 V (10-MHz version)	40	—	—	ns	Figure 26.14
			V <sub>CC</sub> = 1.8 to 3.6 V (4-MHz version)	95	—	—		
			X1	—	15.26 or 13.02	—		
External clock rising time	t <sub>CP<sub>r</sub></sub>	OSC1	V <sub>CC</sub> = 2.7 to 3.6 V (10-MHz version)	—	—	10	ns	Figure 26.14
			V <sub>CC</sub> = 1.8 to 3.6 V (4-MHz version)	—	—	24		
			X1	—	—	55.0		
External clock falling time	t <sub>CP<sub>f</sub></sub>	OSC1	V <sub>CC</sub> = 2.7 to 3.6 V (10-MHz version)	—	—	10	ns	Figure 26.14
			V <sub>CC</sub> = 1.8 to 3.6 V (4-MHz version)	—	—	24		
			X1	—	—	55.0		
RES pin low width	t <sub>REL</sub>	RES		10	—	—	t <sub>cyc</sub>	Figure 26.15 *2

- Notes:
1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2).
  2. For details on the power-on reset characteristics, refer to table 26.7 and figure 26.15.
  3. The specifications may vary due to the effects of temperature, power-supply voltage, and dispersion of product lots. Thorough evaluation under the actual conditions of use is essential in the design of systems. Please confirm with our sales representatives for actual specification.

Change part 3

Section 26 Electrical Characteristics

26.2 Electrical Characteristics for F-ZTAT Version

26.2.5 LCD Characteristics

Table 26.7 LCD Characteristics

Page 567 of 666

Before change

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Segment driver drop voltage	V <sub>DS</sub>	SEG1 to SEG40	I <sub>D</sub> = 2 μA V1 = 2.7 to 3.6 V	—	—	0.6	V	*1
Common driver drop voltage	V <sub>DC</sub>	COM1 to COM4	I <sub>D</sub> = 2 μA V1 = 2.7 to 3.6 V	—	—	0.3	V	*1
LCD power supply split-resistance	R <sub>LCD</sub>		Between V1 and V <sub>SS</sub>	1.5	3.0	7.0	MΩ	
LCD display voltage	V <sub>LCD</sub>	V1		2.2	—	3.6	V	*2
V3 power supply voltage	V <sub>LCD3</sub>	V3	Between V3 and V <sub>SS</sub>	0.9	1.0	1.1	V	*3*4
V2 power supply voltage	V <sub>LCD2</sub>	V2	Between V2 and V <sub>SS</sub>	—	2.0 (V <sub>LCD3</sub> × 2)	—	V	*3*4
V1 power supply voltage	V <sub>LCD1</sub>	V1	Between V1 and V <sub>SS</sub>	—	3.0 (V <sub>LCD3</sub> × 3)	—	V	*3*4
3-V constant voltage LCD power supply circuit current consumption	I <sub>LCD</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 3.0 V Booster clock: 125 kHz	—	20	—	μA	Reference value*4*5

After change

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Segment driver drop voltage	V <sub>DS</sub>	SEG1 to SEG40	I <sub>D</sub> = 2 μA V1 = 2.7 to 3.6 V	—	—	0.6	V	*1
Common driver drop voltage	V <sub>DC</sub>	COM1 to COM4	I <sub>D</sub> = 2 μA V1 = 2.7 to 3.6 V	—	—	0.3	V	*1
LCD power supply split-resistance	R <sub>LCD</sub>		Between V1 and V <sub>SS</sub>	1.5	3.0	7.0	MΩ	
LCD display voltage	V <sub>LCD</sub>	V1		2.2	—	3.6	V	*2
V3 power supply voltage	V <sub>LCD3</sub>	V3	Between V3 and V <sub>SS</sub>	0.9	1.0	1.1	V	*3*4
V2 power supply voltage	V <sub>LCD2</sub>	V2	Between V2 and V <sub>SS</sub>	—	2.0 (V <sub>LCD3</sub> × 2)	—	V	*3*4
V1 power supply voltage	V <sub>LCD1</sub>	V1	Between V1 and V <sub>SS</sub>	—	3.0 (V <sub>LCD3</sub> × 3)	—	V	*3*4
3-V constant voltage LCD power supply circuit current consumption	I <sub>LCD</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 2.7 V Booster clock: 32.768 kHz	—	12	—	μA	Reference value*4*5

Change part 4

Section 26 Electrical Characteristics

26.2 Electrical Characteristics for F-ZTAT Version

26.2.8 Flash memory Characteristics –Preliminary-

Page 570 of 666

Before change

26.2.8 Flash memory Characteristics –**Preliminary-**

Condition A:

$V_{CC} = 2.7\text{ V to }3.6\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $V_{CC} = 2.7\text{ V to }3.6\text{ V}$  (operating voltage range in reading),  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$  (operating voltage range in programming/erasing),

$T_a = -20\text{ to }+75^\circ\text{C}$  (operating temperature range in programming/erasing: regular specifications, wide-range specifications)

Condition B:

$V_{CC} = 1.8\text{ V to }3.6\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $V_{CC} = 1.8\text{ V to }3.6\text{ V}$  (operating voltage range in reading),  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$  (operating voltage range in programming/erasing),

$T_a = -20\text{ to }+50^\circ\text{C}$  (operating temperature range in programming/erasing: regular specifications, **wide-range specifications**)

After change

26.2.8 Flash memory Characteristics

Condition A:

$V_{CC} = 2.7\text{ V to }3.6\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $V_{CC} = 2.7\text{ V to }3.6\text{ V}$  (operating voltage range in reading),  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$  (operating voltage range in programming/erasing),

$T_a = -20\text{ to }+75^\circ\text{C}$  (operating temperature range in programming/erasing: regular specifications, wide-range specifications)

Condition B:

$V_{CC} = 1.8\text{ V to }3.6\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $V_{CC} = 1.8\text{ V to }3.6\text{ V}$  (operating voltage range in reading),  $V_{CC} = 3.0\text{ V to }3.6\text{ V}$  (operating voltage range in programming/erasing),

$T_a = -20\text{ to }+50^\circ\text{C}$  (operating temperature range in programming/erasing: regular specifications)