Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Date: Dec.17.2007

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU&MCU	Document No.	TN-SH7-A620A/E	Rev.	1.00	
Title	Error correction about MTU2		Information Category	Technical Notification		
Applicable Product	SH7261 Group SH7201 Group	Lot No.	Reference Document	 SH7261 Group Har Rev.2.00 (REJ09B0 SH7201 Group Har Rev.2.00 (REJ09B0 	0320-0200 dware Ma	0) anual

We would like to inform you of the following error corrections about MTU2.

1. Timer Interrupt Enable Register (TIER)

[Error]

• TIER_5

Bit	Bit Name	Initial Value	R/W	Description
2	TGIE5U	0	R/W	TGR Interrupt Enable 5U
				Enables or disables interrupt requests (TGIU_5) by
				compare match between TCNTU_5 and TGRU_5.
				0: Interrupt requests (TGIU_5) disabled
				1: Interrupt requests (TGIU_5) enabled
1	TGIE5V	0	R/W	TGR Interrupt Enable 5V
				Enables or disables interrupt requests (TGIV_5) by
				compare match between TCNTV_5 and TGRV_5.
				0: Interrupt requests (TGIV_5) disabled
				1: Interrupt requests (TGIV_5) enabled
0	TGIE5W	0	R/W	TGR Interrupt Enable 5W
				Enables or disables interrupt requests (TGIW_5) by
				Compare match between TCNTW_5 and TGRW_5.
				0: Interrupt requests (TGIW_5) disabled
				1: Interrupt requests (TGIW_5) enabled
				

Date: Dec.17.2007

TICO	ion]			
• TIER_ Bit	_5 Bit Name	Initial Value	R/W	Description
2	TGIE5U	0	R/W	TGR Interrupt Enable 5U
				Enables or disables interrupt requests (TGIU_5) by
				CMFU5 bit when the CMFU5 bit in TSR_5 is set $\ \text{to} \ 1.$
				0: Interrupt requests (TGIU_5) disabled
				1: Interrupt requests (TGIU_5) enabled
1	TGIE5V	0	R/W	TGR Interrupt Enable 5V
				Enables or disables interrupt requests (TGIV_5) by
				CMFV5 bit when the CMFV5 bit in TSR_5 is set to 1.
				0: Interrupt requests (TGIV_5) disabled
				1: Interrupt requests (TGIV_5) enabled
0 TGIE	TGIE5W	0	R/W	TGR Interrupt Enable 5W
				Enables or disables interrupt requests (TGIW_5) by
				CMFW5 bit when the CMFW5 in TSR_5 is set to 1.
				0: Interrupt requests (TGIW_5) disabled
				1: Interrupt requests (TGIW_5) enabled
2. Table [Error] Item	12.1 MTU2 Fu	nctions Channel 5		
DMAC a	ectivation	TGR		
		compare		
		match or		
		input capture		
[Correcti	ion]	input capture		
[Correcti	ion]	input capture Channel 5		