

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A859A/E	Rev.	1.00
Title	Errata to User's Manual Regarding CAN Module		Information Category	Technical Notification		
Applicable Product	SH7450 Group, SH7451 Group SH7455 Group, SH7456 Group	Lot No.	Reference Document	SH7450 Group, SH7451 Group User's Manual: Hardware REV.1.10		
				SH7455 Group, SH7456 Group User's Manual: Hardware REV.1.10		

This document describes corrections to the chapter "CAN module" in the User's Manuals: Hardware of the above groups.

The corrections are indicated in red in the list below.

Page and section numbers are based on the SH7450 Group. Refer to the table on the last page for the corresponding pages and chapters in other groups.

• Page 26-57

The description in 26.3.20 BLIF (Bus Lock Detect Flag) Bit is corrected as follows:

Before correction

The BLIF bit is set to "1" if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the bit is set to "1", redetection takes place under either of the following conditions:

- After this bit is set to "0" from "1", recessive bits are detected.
- After this bit is set to "0" from "1", the CAN module enters CAN reset mode or CAN halt mode and then enters CAN operation mode again.

Corrections

The BLIF bit is set to "1" if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the bit is set to "1", bus lock can be detected again after either of the following conditions is satisfied:

- After this bit is set to "0" from "1", recessive bits are detected (bus lock is resolved).
- After this bit is set to "0" from "1", the CAN module enters CAN reset mode and then enters CAN operation mode again (internal reset).

• Page 26-72

The description in Figure 26.9 Transition between CAN Operating Modes is corrected as follows:

Before correction




Figure 26.9 Transition between CAN Operating Modes (i = 0 to 4)

Corrections




Figure 26.9 Transition between CAN Operating Modes (i = 0 to 4)

- Page 26-74

Table 26.9 CAN Operation in CAN Reset Mode and CAN Halt Mode is corrected as follows:

Before correction

Table 26.9 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-Off
CAN reset mode (forcible transition) CANM = "11"	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN reset mode CANM = "01"	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode after waiting for the end of message transmission* ¹ * ⁴	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception* ² * ³	CAN module enters CAN halt mode after waiting for the end of message transmission* ¹ * ⁴	[When the BOM bit is "00"] A halt request from a program will be acknowledged only after bus-off recovery. [When the BOM bit is "01"] CAN module enters automatically to CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM bit is "10"] CAN module enters automatically to CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM bit is "11"] CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.

Legend: BOM bit: Bit in CiCTLR register (i = 0 to 4)

- Notes: *1 If several messages are requested to be transmitted, mode transition occurs after the completion of the first transmission. In a case that the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
- *2 If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the BLIF bit in the CiEIFR register.
- *3 If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN mode transits to CAN halt mode.
- *4 If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN mode transits to the requested CAN mode.

Corrections

Table 26.9 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-Off
CAN reset mode (forcible transition) CANM = "11"	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN reset mode CANM = "01"	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode after waiting for the end of message transmission* ¹ * ⁴	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception* ² * ³	CAN module enters CAN halt mode after waiting for the end of message transmission* ¹ * ² * ⁴	<p>[When the BOM bit is "00"] A halt request from a program will be acknowledged only after bus-off recovery.</p> <p>[When the BOM bit is "01"] CAN module enters automatically to CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program).</p> <p>[When the BOM bit is "10"] CAN module enters automatically to CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program).</p> <p>[When the BOM bit is "11"] CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.</p>

Legend: BOM bit: Bit in CiCTLR register (i = 0 to 4)

- Notes:
- ¹ If several messages are requested to be transmitted, mode transition occurs after the completion of the first transmission. In a case that the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
 - ² If the CAN bus is locked in the dominant state, the program can detect this state by monitoring the BLIF bit in the CiEIFR register. The CAN module does not enter CAN Halt mode while the CAN bus is locked in dominant state. Enter CAN reset mode instead.
 - ³ If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN module enters CAN halt mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.
 - ⁴ If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module enters the requested operating mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.

<Reference Documents>

Applicable Product	Manual and Document Number	Page Number, Figure/Title Number		
		BLIF	Figure 26.9	Table 26.9
SH7450 Group, SH7451 Group	SH7450 Group, SH7451 Group User's Manual: Hardware Rev.1.10 (R01UH0286EJ0110)	Page 26-57 26.3.20	Page 26-72 Figure 26.9	Page 26-74 Table 26.9
SH7455 Group, SH7456 Group	SH7455 Group, SH7456 Group User's Manual: Hardware Rev.1.10 (R01UH0030EJ0110)	Page 26-56 26.3.20	Page 26-71 Figure 26.9	Page 26-73 Table 26.9