Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

NipporBldg.26-2OhtemachiChiyodaku,Tokyo100-0004Japan

RenesasTechnology Corp.

Product Category	MPU&MCU		Document No.	TN-H8*-A317A/E	Rev.	1.00	
Title	The description on the DMAC block USB request is corrected and added i and the H8S/2218, H8S/2212 Group	n the H8S/2215 Group	Information Category	Technical Notification			
		Lot No.		H8S/2215 Group Hardware Manual Rev. 5.00 (REJ09B0140-05000)			
Applicable Product	H8S/2215 Group, H8S/2218, H8S/2212 Group	All lots	Reference Document	H8S/2218, H8S/2212 Group Hardware Manual Rev. 4.00 (REJ09B0074-04000)			

We would like to inform you of the following changes made in the single chip microcomputer H8S/2215 Group and the H8S/2218, H8S/2212 Group manuals. The changes involve error correction on the DMAC block transfer mode by a USB request and additions about DMAC auto-request of USB data.

1. H8S/2215 Group

Item	Page	Revisio	Revision						
6.10.2 Bus Transfer Timing	146	In the c	(Incorrect) In the case of a USB request in short address mode or normal mode, and in cycle steal						
		-		eases the	bus after	r a single transfer.			
		(Correc	•						
						de, and in short address mode or in cycle steal r a single transfer.			
7.3.4 DMA Control	159	(Incorre	ect)						
Register (DMACR)		Bit	Bit Name	Initial Value	R/W	Description			
		3	DTF3	0	R/W	Data Transfer Factor			
		2	DTF2	0	R/W	:			
		1	DTF1	0	R/W	In normal mode			
		0	DTF0	0	R/W	:			
						In block transfer mode			
						:			
						0011: Activated by DREQ signal's low level input from USB (USB request)			
						:			
		(Correc							
		Bit	Bit Name	Initial Value	R/W	Description			
		3	DTF3	0	R/W	Data Transfer Factor			
		2	DTF2	0	R/W	:			
		1	DTF1	0	R/W	In normal mode			
		0	DTF0	0	R/W	:			
						In block transfer mode			
						: 0011: —			
						:			



Item	Page	Revision						
7.4.1 Transfer Modes	170	(Incorrect)						
Table 7.2 DMAC Transfer Modes		Transfer Full address mode	Mode (4) Normal mode (5) Block transfer mode	 USB request Auto-request TPU channel 0 to 2 compare match/input capture A interrupts SCI transmission complete interrupt SCI reception complete interrupt A/D conversion end interrupt USB request 			 Remarks Max. 2-channel operation, combining channels A and B With auto-request, burst mode transfer or cycle steal transfer can be selected 	
	Full addr	(Correct)						
		Transfer Full address mode	Mode (4) Normal mode (5) Block transfer mode	 US Au TP co ca SC int SC int 	fer Source BB request to-request PU channel 0 mpare match pture A intern CI transmission errupt CI reception of errupt D conversion errupt	to 2 n/input rupt on complete complete	 Max. 2-channel operation, combining channels A and B With auto-request, burst mode transfer or cycle steal transfer can be selected 	
7.4.7 DMAC Activation Sources					Short	Full A	Address Mode	
Table 7.8 DMAC Activation Sources		Activatio	n Source		Address Mode	Normal Mod	Block Transfer e Mode	
	USB request		Low level inpute the DERQ sig		×	0	0	
		(Correct)			Short Address Mode	Full A	Address Mode Block Transfer e Mode	
		USB	Low level input the DERQ sig	ut of	×	0	×	



Item	Page	Revision
7.4.9 DMAC Bus Cycles (Dual Address Mode)	195	(Incorrect) Figure 7.21 shows an example of DREQ level activated block transfer mode transfer.
		Image: Second state of the second s
		Figure 7.21 Example of DREQ Level Activated Block Transfer Mode Transfer DREQ signal sampling is performed every cycle, with the rising edge of the next ϕ cycle
		after the end of the DMABCR write cycle for setting the transfer enabled state as the starting point.
		When the DREQ signal low level is sampled while acceptance by means of the DREQ pin is possible, the request is held in the DMAC. Then, when activation is initiated in the DMAC, the request is cleared. Acceptance resumes after the end of the dead cycle, DREQ signal low level sampling is performed again, and this operation is repeated until the transfer ends.
		Note: The DREQ signal of this chip is an internal signal of chip, so it is not output from the pin.
		(Correct)
		This page deleted.
15.3.3 USB DMAC Transfer Request Register (UDMAR)	494	(Incorrect) UDMAR is set when data transfer by means of on-chip DMAC is performed for data registers UEDR2i, UEDR2o, UEDR4i, and UEDR4o corresponding to EP2i, EP2o, EP4i, and EP4o used for Bulk transfer, respectively.
		(Correct)
		UDMAR is set when data transfer by means of a USB request of the on-chip DMAC is performed for data registers UEDR2i, UEDR2o, UEDR4i, and UEDR4o corresponding to EP2i, EP2o, EP4i, and EP4o used for Bulk transfer, respectively.
		(Added)
		Note: As the DREQ signal is not used in the data transfer by auto request of the on-chip DMAC, set UDMAR to H'00.



Item	Page	Revision						
15.4 Interrupt Sources Table 15.5 SCI Interrupt Sources	528	(Incorrect) Register	Bit	Transfer Mode	Interrupt Source	Description	Interrupt Request Signal	DMAC Activation
		(Correct) Register	Bit	Transfer Mode	Interrupt Source	Description	Interrupt Request Signal	DMAC Activation by USB Request* ⁷
15.4 Interrupt Sources Table 15.5 SCI Interrupt Sources	529	2. A 3. A 4. A 5. A 5. A 6. T a rr (Correct) Notes: 1. E	an EP2i JDMAR. An EP2o JDMAR. JDMAR. An EP4o JDMAR. The susp at the fal egister.	DMA transf DMA trans DMA transf DMA transf DMA transf ling edge (I rrupts must	er request is fer request i er request is er request is e interrupt re RQ6SCB, A be assigned	s specified by s specified by t s specified by t equest IRQ6 m	he EP2iT1 a the EP2oT1 he EP4iT1 a the EP4oT1 hust be spec d) by the inte	and EP2iT0 bits of and EP2oT0 bits of and EP4iT0 bits of and EP4oT0 bits of ified to be detected errupt controller
		3. A E 4. A E 5. A E 6. T a 7. T	an EP2o P2oT0 an EP4i P4iT0 b P4oT0 he susp t the fal egister. he DRE	bits of UDM DMA transf bits of UDM DMA trans bits of UDM bend/resum ling edge (I	fer by a USB IAR. er by a USB AR. fer by a USB IAR. e interrupt re RQ6SCB, A	request is spe 3 request is sp equest IRQ6 m = 01 in ISCRH auto-request.	ecified by the ecified by th nust be spec I) by the inte	e EP2oT1 and e EP4iT1 and e EP4oT1 and ified to be detected errupt controller an activate the



Item	Page	Revision
15.6 DMA Transfer	560	(Incorrect)
Specifications		15.6 DMA Transfer Specifications
		15.6.1 Overview
		This module incorporates the interface that supports dual-address transfer by means of the on-chip DMAC. Endpoints that can be transferred by the on-chip DMAC are EP2 and EP4 in Bulk transfer (corresponding registers are UEDR2i, UEDR2o, UEDR4i, and UEDR4o).
		(Correct)
		15.6 DMA Transfer Specifications
		Two methods of USB request and auto request are available for the DMA transfer of USB data.
		15.6.1 DMA Transfer by USB Request
		(1) Overview
		Only normal mode in full address mode (cycle steal mode) supports the transfer by a USB request of the on-chip DMAC. Endpoints that can be transferred by the on-chip DMAC are EP2 and EP4 in Bulk transfer (corresponding registers are UEDR2i, UEDR2o, UEDR4i, and UEDR4o).
		The section number of Overview was changed from 15.6.1 to (1) as shown above. The following sections were also changed as appropriate.



Item	Page	Revision
15.6.2 DMA Transfer	562	(Added)
by Auto-Request		(1) Overview
		Burst mode transfer or cycle steal transfer can be selected for the on-chip DMAC auto-request transfer. Endpoints that can be transferred by the on-chip DMAC are all registers (UEDR0s, UEDR0i, UEDR0o, UEDR1i, UEDR2i, UEDR2o, UEDR3i, UEDR3o, UEDR4i, UEDR4o, and UEDR5i). Confirm flags and interrupts corresponding to each data register before activating the DMA. As UDMAR is not used in auto-request mode, set UDMAR to H'00.
		(2) On-Chip DMAC Settings
		The on-chip DMAC must be specified as follows: Auto-request, byte size, full-address mode transfer, and number of transfers equal to or less than the maximum packet size of the data register. After completing the DMAC transfers of specified time, the DMAC automatically stops.
		(3) EPni DMA Transfer (n = 0 to 5)
		• EPniPKTE Bits of UTRG (n = 0 to 5)
		Note that 1 is not automatically written to EPniPKTE in case of auto-request transfer. Always write 1 to EPniPKTE by the CPU. The following example shows when 150-byte data is transmitted from EP2i to the host. In this case, 1 should be written to EP2iPKTE three times as shown in the figure below.
		EP2i DMA Transfer Procedure
		The DMAC transfer unit should be one packet. Therefore, set the number of transfers so that it is equal to or less than the maximum packet size of each endpoint.
		1. Confirm that UIFR1/EP2iEMPTY flag is 1.
		2. DMAC settings for EP2i data transfer (such as auto-request and address setting).
		3. Set the number of transfers for 64 bytes (the maximum packet size or less) in the DMAC.
		4. Activate the DMAC (write 1 to DTE after reading DTE as 0).
		5. DMA transfer.
		6. Write 1 to the UTRG0/EP2iPKTE bit after the DMA transfer is completed.
		7. Repeat steps 1 to 6 above.
		8. Confirm that UIFR1/EP2iEMPTY flag is 1.
		9. Set the number of transfer for 22 bytes in the DMAC.
		10. Activate the DMAC (write 1 to DTE after reading DTE as 0).
		11. DMA transfer.
		12. Write 1 to the UTRG0/EP2iPKTE bit after the DMA transfer is completed.
		64 bytes 64 bytes 22 bytes t to to Write 1 to Write 1 to Write 1 to EP2iPKTE EP2iPKTE EP2iPKTE
		Additional Figure 1 EP2iPKTE Operation in UTRG0 (Auto-Request)



ltem	Page	Revision
15.6.2 DMA Transfer	562	(Added)
by Auto-Request		(4) EPno DMA Transfer (n = 0, 2, 4)
		• EPnoRDFN Bits of UTRG (n = 0, 2, 4)
		Note that 1 is not automatically written to EPnoRDFN in case of auto-request transfer. Always write 1 to EPnoRDFN by the CPU. The following example shows when EP20 receives 150-byte data from the host. In this case, 1 should be written to EP20RDFN three times as shown in the figure below.
		EP20 DMA Transfer Procedure
		The DMAC transfer unit should be one packet. Therefore, set the number of transfers so that it is equal to or less than the maximum packet size of each endpoint.
		1. Wait for the UIFR1/EP2oREADY flag to be set.
		2. DMAC settings for EP2o data transfer (such as auto-request and address setting). Read value of UESZ2o and specify number of transfers to match size of received data (64 bytes or less).
		3. Activate the DMAC (write 1 to DTE after reading DTE as 0).
		4. DMA transfer (transfer of 64 bytes or less).
		5. Write 1 to the UTRG0/EP2oRDFN bit after the DMA transfer is completed.
		6. Repeat steps 1 to 5 above.
		64 bytes 64 bytes 22 bytes
		Write 1 to EP2oRDFN EP2oRDFN EP2oRDFN
		Additional Figure 2 EP2oRDFN Operation in UTRG0 (Auto-Request)
		EP2oRDFN EP2oRDFN EP2oRDFN



2. H8S/2218, H8S/2212 Group

ltem	Page	Revision	า						
6.10.2 Bus Transfer	152	(Incorrect)							
Timing		In the case of a USB request in short address mode or normal mode, and in cycle steal mode, the DMAC releases the bus after a single transfer.							
		(Correct)							
						e, and in short address mode or in cycle steal a single transfer.			
7.3.4 DMA Control	166	(Incorrec	:t)						
Register (DMACR)		Bit	Bit Name	Initial Value	R/W	Description			
		3	DTF3	0	R/W	Data Transfer Factor			
		2	DTF2	0	R/W	:			
		1	DTF1	0	R/W	In normal mode			
		0	DTF0	0	R/W	:			
						In block transfer mode			
						:			
						0011: Activated by DREQ signal's low level input from USB (USB request)			
						:			
		(Correct))						
		Bit	Bit Name	Initial Value	R/W	Description			
		3	DTF3	0	R/W	Data Transfer Factor			
		2	DTF2	0	R/W	:			
		1	DTF1	0	R/W	In normal mode			
		0	DTF0	0	R/W	:			
						In block transfer mode			
						:			
						0011:			



Item	Page	Revision					
7.4.1 Transfer Modes	175	(Incorrect)					
Table 7.2 DMAC		Transfer	Mode Tr	ansfer Source	Rem	arks	
Transfer Modes	Full address mode		(4) Normal •	 TPU channel 0 to 2 compare match/input capture A interrupts SCI transmission complete interrupt SCI reception complete interrupt A/D conversion end interrupt 		 Max. 2-channel operation, combining channels A and B With auto-request, burst mode transfer or cycle steal transfer can be selected 	
	(Correct) Transfer Full address mode	(Correct)		1			
		(Correct) Transfer	Mode Tr	ansfer Source	Rem	arks	
		(4) Normal mode (5) Block transfer mode •	USB request Auto-request TPU channel 0 compare match capture A intern SCI transmissio complete intern SCI reception co interrupt A/D conversion interrupt	to 2 c /input c upt • V n b upt t upt s omplete b	Max. 2-channel peration, ombining hannels A and B Vith auto-request, ourst mode ransfer or cycle teal transfer can re selected		
7.4.7 DMAC Activation Sources	Acti USB requ	(Incorrect)	(Incorrect)				
Table 7.8 DMAC Activation Sources		Activatio	n Source	Short Address Mode	Full Add	ress Mode Block Transfer Mode	
		USB request	Low level input o the DERQ signal		0	0	
		(Correct)		Short Address		ress Mode Block Transfer	
			n Source Low level input o	Mode f ×	Normal Mode	Mode ×	



Item	Page	Revision
7.4.9 DMAC Bus Cycles (Dual Address Mode)	199 to 200	(Incorrect) Figure 7.20 shows an example of DREQ level activated block transfer mode transfer.
		Image: state of the state
		Figure 7.20 Example of DREQ Level Activated Block Transfer Mode Transfer
		DREQ signal sampling is performed every cycle, with the rising edge of the next ϕ cycle after the end of the DMABCR write cycle for setting the transfer enabled state as the starting point.
		When the DREQ signal low level is sampled while acceptance by means of the DREQ pin is possible, the request is held in the DMAC. Then, when activation is initiated in the DMAC, the request is cleared. Acceptance resumes after the end of the dead cycle, DREQ signal low level sampling is performed again, and this operation is repeated until the transfer ends.
		Note: The DREQ signal of this chip is an internal signal of chip, so it is not output from the pin.
		(Correct) This page deleted.
14.3.2 USB DMAC	469	(Incorrect)
Transfer Request Register (UDMAR)		UDMAR is set when data transfer by means of the on-chip DMAC is performed for data registers UEDR1 and UEDR2 corresponding to EP1 and EP2 respectively used for Bulk transfer.
		(Correct)
		UDMAR is set when data transfer by means of a USB request of the on-chip DMAC is performed for data registers UEDR1 and UEDR2 corresponding to EP1 and EP2 respectively used for Bulk transfer.
		(Added)
		Note: As the DREQ signal is not used in the data transfer by auto request of the on-chip DMAC, set UDMAR to H'00.



Item	Page	Revision							
14.4 Interrupt Sources	494	(Correct)							
Table 14.4 Interrupt Sources		Register	Bit	Transfer Mode	Interrupt Source	Description	Interrupt Request Signal	DMAC Activation	
		(Incorrect)					Interrupt	DMAC	
		Register	Bit	Transfer Mode	Interrupt Source	Description	Request Signal	Activation by USB Request*⁵	
	495	(Incorrect)							
		Notes: 1. EF	P0 inte	rrupts must	be assigned	to the same ir	nterrupt requ	est signal.	
			DMAR.		r request is	specified by th	e EP1T1 an	d EP1T0 bits in	
) EP2 I DMAR.		r request is	specified by th	e EP2T1 an	d EP2T0 bits in	
		at	the fal					fied to be detected) by the interrupt	
		(Correct)							
		Notes: 1. EP0 interrupts must be assigned to the same interrupt request signal.							
				DMA transfe DMAR.	r by a USB	request is spec	cified by the	EP1T1 and EP1T(
				DMA transfe DMAR.	r by a USB	request is spec	cified by the	EP2T1 and EP2T0	
		at	the fal					fied to be detected) by the interrupt	
		 The DREQ signal is not used for auto-request. The CPU can activate the DMAC using any flags and interrupts. 							
14.6 DMA Transfer	519	(Incorrect)							
Specifications		14.6 DMA Tr	ansfer	Specificatio	ns				
		14.6.1 Overv	iew						
		the on-chip E	MAC.	Endpoints t	hat can be t		he on-chip E	nsfer by means of DMAC are EP1 and !).	
		(Correct)							
		14.6 DMA Tr	ansfer	Specificatio	ns				
		Two methods data.	s of US	SB request a	nd auto req	uest are availa	ble for the D	MA transfer of US	
		14.6.1 DMA Transfer by USB Request							
		(1) Overview							
		USB request	(DRE) y the c	Q level activ	ated) of the C are EP1 a	cle steal mode on-chip DMAC and EP2 in Bul	. Endpoints		
		The section r following sec					1 to (1) as sl	hown above. The	

ltem	Page	Revision
14.6.2 DMA Transfer by Auto-Request	521	(Added)
		(1) Overview
		Burst mode transfer or cycle steal transfer can be selected for the on-chip DMAC auto-request transfer. Endpoints that can be transferred by the on-chip DMAC are all registers (UEDR0s, UEDR0i, UEDR0o, UEDR1, UEDR2, and UEDR3). Confirm flags and interrupts corresponding to each data register before activating the DMA. As UDMAR is not used in auto-request mode, set UDMAR to H'00.
		(2) On-Chip DMAC Settings
		The on-chip DMAC must be specified as follows: Auto-request, byte size, full-address mode transfer, and number of transfers equal to or less than the maximum packet size of the data register. After completing the DMAC transfers of specified time, the DMAC automatically stops.
		(3) EP0i, EP1, and EP3 DMA Transfer
		• EPnPKTE Bits of UTRG0 (n = 0i, 1, 3)
		Note that 1 is not automatically written to EPnPKTE in case of auto-request transfer. Always write 1 to EPnPKTE by the CPU. The following example shows when 150-byte data is transmitted from EP1 to the host. In this case, 1 should be written to EP1PKTE three times as shown in the figure below.
		EP1 DMA Transfer Procedure
		The DMAC transfer unit should be one packet. Therefore, set the number of transfers so that it is equal to or less than the maximum packet size of each endpoint.
		1. Check that UIFR1/EP1EMPTY flag is 1.
		2. DMAC settings for EP1 data transfer (such as auto-request and address setting).
		3. Set the number of transfers for 64 bytes (the maximum packet size or less) in the DMAC.
		4. Activate the DMAC (write 1 to DTE after reading DTE as 0).
		5. DMA transfer.
		6. Write 1 to the UTRG0/EP1PKTE bit after the DMA transfer is completed.
		7. Repeat steps 1 to 6 above.
		8. Confirm that the UIFR1/EP1EMPTY flag is 1.
		9. Set the number of transfer for 22 bytes in the DMAC.
		10. Activate the DMAC (write 1 to DTE after reading DTE as 0).
		11. DMA transfer.
		12. Write 1 to the UTRG0/EP1PKTE bit after the DMA transfer is completed.
		64 bytes 64 bytes 22 bytes
		Additional Figure 1 EP1PKTE Operation in UTRG0 (Auto-Request)



Item	Page	Revision
14.6.2 DMA Transfer by Auto-Request	521	(Added)
		(4) EP0o and EP2 DMA Transfer
		• EPnRDFN Bits of UTRG0 (n = 00, 2)
		Note that 1 is not automatically written to EPnRDFN in case of auto-request transfer. Always write 1 to EPnRDFN by the CPU. The following example shows when EP2 receives 150-byte data from the host. In this case, 1 should be written to EP2RDFN three times as shown in the figure below.
		EP2 DMA Transfer Procedure
		The DMAC transfer unit should be one packet. Therefore, set the number of transfers so that it is equal to or less than the maximum packet size of each endpoint.
		1. Wait for the UIFR1/EP2READY flag to be set.
		 DMAC settings for EP2 data transfer (such as auto-request and address setting). Read value of UESZ2 and specify number of transfers to match size of received data (64 bytes or less).
		3. Activate the DMAC (write 1 to DTE after reading DTE as 0).
		4. DMA transfer (transfer of 64 bytes or less).
		5. Write 1 to the UTRG0/EP2RDFN bit after the DMA transfer is completed.
		6. Repeat steps 1 to 5 above.
		64 bytes 64 bytes 22 bytes Write 1 to Write 1 to Write 1 to Write 1 to EP2RDFN EP2RDFN EP2RDFN EP2RDFN EP2RDFN