

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product Category	MPU & MCU	Document No.	TN-RX*-A100A/E	Rev.	1.00
Title	Corrections to Manual regarding the USB 2.0 Host/Function Module (USBa) in the RX63T Group		Information Category	Technical Notification	
Applicable Product	RX63T Group	Lot No.	Reference Document	RX63T Group User's Manual: Hardware Rev.2.10 (R01UH0238EJ0210)	
		All			

This document describes corrections to section 28, USB 2.0 Host/Function Module (USBa) in RX63T Group User's Manual: Hardware.

•Overall

The following function name is corrected:

Before correction

SOF **interpolation** function

After correction

SOF **recovery** function

•Page 1028 of 1851

Note 1 is added to Table 28.1 as follows:

Item	Specifications
Features	<p>When host controller operation is selected:</p> <ul style="list-style-type: none"> • Full-speed transfer (12 Mbps) is supported. *1 • Communications with multiple peripheral devices connected via a single HUB • Automatic scheduling for SOF and packet transmissions • Programmable intervals for isochronous and interrupt transfers <hr/> <p>When function controller operation is selected:</p> <ul style="list-style-type: none"> • Full-speed transfer (12 Mbps) is supported. *1 • Control transfer stage control function • Device state control function • Auto response function for SET_ADDRESS request • SOF recovery function

Note 1. Low-speed transfer (1.5 Mbps) is not supported.

•Page 1034 of 1851

The description column for DVSTCTR0.RHST[2:0] bits in 28.2.3 is corrected as follows:

Before correction

Bit	Symbol	Bit Name	Description
b2 to b0	RHST[2:0]	USB Bus Reset Status	<ul style="list-style-type: none"> When the host controller function is selected <ul style="list-style-type: none"> b2 b0 0 0 0: Communication speed not determined (powered state or no connection) 1 x x: USB bus reset in progress 0 0 1: Low-speed connection*1 0 1 0: Full-speed connection x: Don't care When the function controller function is selected <ul style="list-style-type: none"> b2 b0 0 0 0: Communication speed not determined 1 0 0: USB bus reset in progress 0 1 0: Full-speed connection

After correction

Bit	Symbol	Bit Name	Description
b2 to b0	RHST[2:0]	USB Bus Reset Status	<ul style="list-style-type: none"> When the host controller function is selected <ul style="list-style-type: none"> b2 b0 0 0 0: Communication speed not determined (powered state or no connection) 1 x x: USB bus reset in progress 0 0 1: Low-speed connection *1 0 1 0: Full-speed connection x: Don't care When the function controller function is selected <ul style="list-style-type: none"> b2 b1 b0 0 0 0: Communication speed not determined 0 1 0: USB bus reset in progress or full-speed connection

•Page 1034 of 1851

The following note for the DVSTCTR0.WKUP bit in 28.2.3 is deleted:

Note 2. Only 1 can be written.

•Page 1034 of 1851

The following description for the DVSTCTR0.RESUME bit in 28.2.3 is corrected as follows:

Before correction

The RESUME bit controls the resume signal output when the host controller function is selected.

Setting the RESUME bit to 1 allows the USB0 to drive the port to the K-state and output the resume signal.

— omitted —

After correction

The RESUME bit controls the resume signal output when the host controller function is selected.

Setting the RESUME bit to 1 allows the USB0 to drive the port to the K-state and output the resume signal. **When a remote wakeup signal is detected while the RWUPE bit is 1 in the suspended state, the USB0 sets the RESUME bit to 1 and performs the same operation.**


— omitted —

•Pages 1037, 1038 of 1851

The descriptions for registers CFIFO, D0FIFO, D1FIFO in 28.2.4 are corrected as follows:

Before correction

Address(es): USB0.CFIFO 000A 0014h, USB0.D0FIFO 000A 0018h, USB0.D1FIFO 000A 001Ch



Bit	Symbol	Bit Name	Description	R/W
b15 to b0	FIFOPORT[15:0]	FIFO Port	The valid bits in a FIFO port register depend on the settings of the corresponding MBW and BIGEND bits as shown in Table 28.4 and Table 28.5.	R/W

FIFOPORT[15:0] Bits (FIFO Port)

Accessing the FIFOPORT [15:0] bits allow reading the received data from the FIFO buffer or writing the transmit data to the FIFO buffer.

Each FIFO port register can be accessed only while the FRDY bit in each port control register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL) is 1.

The valid bits in a FIFO port register depend on the settings of the corresponding MBW and BIGEND bits in a port select register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL) as shown in Table 28.4 and Table 28.5.

Table 28.4 Endian Operation in 16-Bit Access

CFIFOSEL.BIGEND Bit D0FIFOSEL.BIGEND Bit D1FIFOSEL.BIGEND Bit	Bit15 to 8	Bit7 to 0
0	N + 1 data	N + 0 data
1	N + 0 data	N + 1 data

Table 28.5 Endian Operation in 8-Bit Access


CFIFOSEL.BIGEND Bit D0FIFOSEL.BIGEND Bit D1FIFOSEL.BIGEND Bit	Bit15 to 8	Bit7 to 0
0	Access prohibited *1	N + 0 data
1	Access prohibited *1	N + 0 data

Note 2. Reading from an access-prohibited area is not allowed.

After correction

(1) When the MBW bit is 1

Address(es): USB0.CFIFO 000A 0014h, USB0.D0FIFO 000A 0018h, USB0.D1FIFO 000A 001Ch



Bit	Symbol	Bit Name	Description	R/W
b15 to b0	—	FIFO Port	This port is used for reading receive data from the FIFO buffer and writing transmit data to the FIFO buffer.	R/W

(2) When the MBW bit is 0

Address(es): USB0.CFIFO 000A 0014h, USB0.D0FIFO 000A 0018h, USB0.D1FIFO 000A 001Ch



Bit	Symbol	Bit Name	Description	R/W
b7 to b0	L[7:0]	FIFO Port	This port is used for reading receive data from the FIFO buffer and writing transmit data to the FIFO buffer.	R/W

FIFO Port Bits

Accessing the FIFO port bits allows reading the received data from the FIFO buffer or writing the transmit data to the FIFO buffer.

Each FIFO port register can be accessed only while the FRDY bit in each FIFO port control register (CFIFOCTR, D0FIFOCTR, or D1FIFOCTR) is 1.

The valid bits in a FIFO port register depend on the settings of the corresponding MBW bit of the FIFO port select register (CFIFOSEL, D0FIFOSEL, or D1FIFOSEL).

When the MBW bit is 1 (16-bit width), the data arrangement may differ from the data arrangement on the RAM depending on the state of the MDE pin and the setting of the BIGEND bit (CFIFOSEL.BIGEND, D0FIFOSEL.BIGEND, or D1FIFOSEL.BIGEND). Table 28.4 lists the endian operation in 16-bit access. Note that if the total number of transmit data bytes is odd, access the L[7:0] bits in bytes when writing the last data.

When the MBW bit is 0 (8-bit width), access the L[7:0] bits in bytes.

Table 28.4 Endian Operation in 16-Bit Access

MDMONR.MDE flag	CFIFOSEL.BIGEND Bit		Bits 15 to 8	Bits 7 to 0	Remarks
	D0FIFOSEL.BIGEND Bit				
0 (little endian)	D1FIFOSEL.BIGEND Bit		Data in address N + 1	Data in address N	Bytes reversed
			Data in address N	Data in address N + 1	
1 (big endian)	D1FIFOSEL.BIGEND Bit		Data in address N + 1	Data in address N	Bytes reversed
			Data in address N	Data in address N + 1	

•Page 1043 of 1851

The note for the BCLR bit in registers CFIFOCTR, D0FIFOCTR, and D1FIFOCTR in 28.2.6 is corrected as follows:

Before correction

Note 1. Only 0 can be read.

After correction

Note 1. **This bit is read as 0.**

•Page 1043 of 1851

The following note for the BVAL bit in registers CFIFOCTR, D0FIFOCTR, and D1FIFOCTR in 28.2.6 is deleted:

Note 2. Only 1 can be written.

•Page 1050 of 1851

The SOFCFG.TRNENSELbit in 28.2.12 is corrected as follows:

Before correction

Bit	Symbol	Bit Name	Description
b8	TRNENSEL*1	Transaction-Enabled Time Select	0: For non-low-speed communication 1: Setting prohibited

After correction

Bit	Symbol	Bit Name	Description
b8	—	Reserved	This bit is always read as 0. The write value should always be 0.

•Page 1050 of 1851

The following descriptions for SOFCFG.TRNENSELbit in 28.2.12 are deleted:

TRNENSEL Bit (Transaction-Enabled Time Select)

The TRNENSEL bit selects, for full-speed or low-speed communication, the transaction-enabled time in which the USB0 issues tokens in a frame via the port.

Set the TRNENSEL bit to 1 when a low-speed device is connected via the HUB.

The TRNENSEL bit is valid only when the host controller function is selected.

This bit should be set to 0 if the function controller function is selected.

•Page 1051 of 1851

The notes for the value after reset of the INTSTS0 register in 28.2.13 are corrected as follows:

Before correction

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	VBINT	RESM	SOFR	DVST	CTRTR	BEMP	NRDY	BRDY	VBSTS	DVSQ[2:0]		VALID	CTSQ[2:0]			
Value after reset:	0	0	0	0/1 *1	0	0	0	0	0 *2	0	0	0/1 *3	0	0	0	0

Note 1. This bit is initialized to 0 by a power-on reset and 1 by a USB bus reset.

Note 2. This bit is initialized to 1 when the level of the USBm_VBUS pin input is high and 0 when low.

Note 3. These bits are initialized to 000b by a power-on reset and 001b by a USB bus reset.

After correction

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	VBINT	RESM	SOFR	DVST	CTRTR	BEMP	NRDY	BRDY	VBSTS	DVSQ[2:0]		VALID	CTSQ[2:0]			
Value after reset:	0	0	0	0/1 *1	0	0	0	0	0 *2	0 *3	0 *3	0/1 *3	0	0	0	0

Note 1. The value is 0 after the MCU is reset, and the value is 1 after a USB bus reset.

Note 2. The value is 1 when the USBm_VBUS pin is high, and the value is 0 when the USBm_VBUS pin is low.

Note 3. The value is 000b after the MCU is reset, and the value is 001b after a USB bus reset.

•Page 1060 of 1851

The note for bits CRCE and OVRN of the FRMNUM register in 28.2.18 is corrected as follows:

Before correction

Note 1. Only 0 can be written.

After correction

Note 1: When setting each status to 0, write 0 to the bit that is cleared, and write 1 to the other bit.

•Page 1060 of 1851

The descriptions for the CRCE bit in 28.2.18 is corrected as follows:

Before correction

(1) When the host controller function is selected

On detecting a CRC error, the USB generates the internal NRDY interrupt request.

When the function controller function is selected

(2) On detecting a CRC error, the USB does not generate the internal NRDY interrupt request.

After correction

The USB generates an internal NRDY interrupt request when a CRC error is detected.

•Page 1069 of 1851

The note for bits SQSET and SQCLR of the DCPCTR register in 28.2.27 is corrected as follows:

Before correction

Note 1. This bit is always read as 0. Only 1 can be written.

After correction

Note 1. This bit is read as 0.

•Page 1069 of 1851

The following note for bits SUREQCLR and SUREQ of the DCPCTR register in 28.2.27 is deleted:

Note 2. Only 1 can be written.

•Page 1076 of 1851

Descriptions for the PIPEMAXP.MSPS[8:0] bits in 30.2.28 are corrected as follows:

Before correction

Specifies the maximum data payload (maximum packet size) for the selected pipe.

These bits should be set to the appropriate value for each transfer type based on USB Specifications. While MXPS[8:0] = 0, do not write to the FIFO buffer or set **PID to BUF**.

After correction

Specifies the maximum data payload (maximum packet size) for the selected pipe.

These bits should be set to the appropriate value for each transfer type based on USB Specifications. **Note that the maximum value for PIPE1 and PIPE2 is 256.** While **the MXPS[8:0] bits are 000h**, do not write to the FIFO buffer or **do not set the PID[1:0] bits to 01b (BUF)**.

•Pages 1078, 1083 of 1851

The note for bits SQSET and SQCLR of the PIPEnCTR register in 28.2.32 is corrected as follows:

Before correction

Note 1. **Only 0 can be read. Only 1 can be written.**

After correction

Note 1. **This bit is read as 0.**

•Page 1088 of 1851

The description column of the DEVADDn.USBSPD[1:0] bits in 28.2.35 is corrected as follows:

Before correction

Bit	Symbol	Bit Name	Description
b7, b6	USBSPD[1:0]	Transfer Speed of Communication Target Device	b7 b6 0 0: DEVADDn is not used 0 1: Low speed 1 0: Full speed 1 1: Setting prohibited

After correction

Bit	Symbol	Bit Name	Description
b7, b6	USBSPD[1:0]	Transfer Speed of Communication Target Device	b7 b6 0 0: DEVADDn is not used 0 1: Setting prohibited 1 0: Full speed 1 1: Setting prohibited

•Page 1088 of 1851

Descriptions for the DEVADDn.USBSPD[1:0] bits in 28.2.35 are corrected as follows:

Before correction

Specifies the USB transfer speed of the communication target peripheral device.

Set these bits **to 01b when a low-speed device is connected via the HUB, whereas set them to 10b** when a full-speed device is connected.

When the host controller function is selected, the USB refers to the setting of the USBSPD[1:0] bits to generate packets.

When the function controller function is selected, set these bits to 00b.

After correction

Specifies the USB transfer speed of the communication target peripheral device.

Set these bits to 10b when a full-speed device is connected **via the HUB**.

When the host controller function is selected, the USB refers to the setting of the USBSPD[1:0] bits to generate packets.

When the function controller function is selected, set these bits to 00b.

•Page 1089 of 1851

The descriptions in 28.3.1.2 are corrected as follows:

Before correction

For the USB0, the host controller function or function controller function can be selected using the **DCFM bit in SYSCFG**. **The DCFM bit should be modified in the initial settings immediately after a power-on reset or in the D+ pull-up-disabled (the SYSCFG.DPRPU bit = 0) and D+ and D- pull-down-disabled (the SYSCFG.DRPD bit = 0) state.**

After correction

For the USB0, the host controller function or function controller function can be selected using the **SYSCFG.DCFM bit**. **Set the DCFM bit during initialization after a reset is released or while D+ pull-up and D+/D- pull-down are disabled (bits SYSCFG.DPRPU and SYSCFG.DRPD are 0).**

•Page 1099 of 1851

Figure 28.7 is corrected as follows:

Before correction




Figure 28.7 Timing of BRDY Interrupt Generation (When Function Controller Function is Selected)

After correction




Figure 28.7 Timing of BRDY Interrupt Generation (When Function Controller Function is Selected)

•Page 1102 of 1851

Figure 28.8 is corrected as follows:

Before correction




Figure 28.8 Timing of NRDY Interrupt Generation (When Function Controller Function is Selected)

After correction




Figure 28.8 Timing of NRDY Interrupt Generation (When Function Controller Function is Selected)

•Page 1104 of 1851

Figure 28.9 is corrected as follows:

Before correction




Figure 28.9 Timing of BEMP Interrupt Generation (When Function Controller Function is Selected)

After correction




Figure 28.9 Timing of BEMP Interrupt Generation (When Function Controller Function is Selected)

•Page 1120 of 1851

The descriptions for (4) Control Transfer Auto Response Function in 28.3.6.2 are corrected as follows:

Before correction

(4) Control Transfer Auto Response Function

The USB automatically responds to a correct SET_ADDRESS request. If any of the following errors occurs in the SET_ADDRESS request, a response from the software is necessary.

- Any transfer other than a control write transfer: bmRequestType 00h
- Request error: wIndex 00h
- Any transfer other than a no-data control transfer: wLength 00h
- Request error: wValue > 7Fh
- Control transfer of a device state error: INTSTS0.DVSQ[2:0] = 011b (Configured)

For all requests other than the SET_ADDRESS request, a response is required from the corresponding software.

After correction

(4) Control Transfer Auto Response Function

The USB automatically responds to a correct SET_ADDRESS request. If any of the following errors occurs in the SET_ADDRESS request, a response from the software is necessary.

- bmRequestType is not 00h: Any transfer other than a control write transfer
- wIndex is not 00h: Request error
- wLength is not 00h: Any transfer other than a no-data control transfer
- wValue is larger than 7Fh: Request error
- The INTSTS0.DVSQ[2:0] bits are 011b (configured state): Control transfer of a device state error

For all requests other than the SET_ADDRESS request, a response is required from the corresponding software.

•Page 1121 of 1851

The descriptions for (1) Counter Initialization in 28.3.8.1 are corrected as follows:

Before correction

(1) Counter Initialization

The USB controller initializes the interval counter under the following conditions.

- Power-on reset:
The IITV[2:0] bits are initialized.
- Buffer memory initialization using the PIPEn.ACLRM bit:
The IITV[2:0] bits are not initialized but the count value is initialized. Setting the ACLRM bit to 0 starts counting from the value set in the IITV bits.

After correction

(1) Counter Initialization

The interval counter is initialized when the MCU is reset or when the PIPEnCTR.ACLRM bit is set to 1. The PIPEPERI.IITV[2:0] bits are not initialized when the interval counter is initialized by using the ACLRM bit.

•Page 1124 of 1851

The descriptions for (1) Counter Initialization when Function Controller Function is Selected in 28.3.9.3 are corrected as follows:

Before correction

(1) Counter Initialization when Function Controller Function is Selected

The USB initializes the interval counter under the following conditions.

- Power-on Reset

The PIPEPERI.IITV[2:0] bits are initialized.

- Buffer memory initialization using the ACLRM bit

The IITV[2:0] bits are not initialized but the count value is initialized. Setting the PIPEnCTR.ACLRM bit to 0 starts counting from the value set in the IITV bits.

After correction

(1) Counter Initialization when Function Controller Function is Selected

The interval counter is initialized when the MCU is reset or when the PIPEnCTR.ACLRM bit is set to 1. The PIPEPERI.IITV[2:0] bits are not initialized when the interval counter is initialized by using the ACLRM bit.

•Page 1131 of 1851

The descriptions for SOF Interpolation Function in 28.3.10 are corrected as follows:

Before correction**23.3.10 SOF Interpolation Function**

When the function controller function is selected and if data could not be received at intervals of 1 ms because an SOF packet was corrupted or missing, the USB **interpolates** the SOF. The SOF **interpolation** operation begins when the USBE and SCKE bits in SYSCFG have been set to 1 and an SOF packet is received. The **interpolation** function is initialized under the following conditions.

- **Power-on reset**
- USB bus reset
- Suspended state detected

The SOF **interpolation** operates as follows.

- The **interpolation** function is not activated until an SOF packet is received.
- After the first SOF packet is received, **interpolation** is carried out by counting 1 ms with an internal clock of 48 MHz.
- After the second and subsequent SOF packets are received, **interpolation** is carried out at the previous reception interval.
- **Interpolation** is not carried out in the suspended state or while a USB bus reset is being received.

The USB supports the following functions based on the SOF packet reception. These functions also operate normally with SOF **interpolation**, if the SOF packet was missing.

- Updating of the frame number
- SOFR interrupt timing
- Isochronous transfer interval count

If an SOF packet is missing when full-speed operation is being used, the **FRNM[10:0] bits FRMNUM0** is not updated.

After correction**23.3.10 SOF Recovery Function**

When the function controller function is selected and if data could not be received at intervals of 1 ms because an SOF packet was corrupted or missing, the USB **recovers** the SOF. The SOF **recovery** operation begins when the USBE and SCKE bits in SYSCFG have been set to 1 and an SOF packet is received. The **recovery** function is initialized under the following conditions.

- **MCU reset**
- USB bus reset
- Suspended state detected

The SOF **recovery** operates as follows.

- The **recovery** function is not activated until an SOF packet is received.
- After the first SOF packet is received, **recovery** is carried out by counting 1 ms with an internal clock of 48 MHz.
- After the second and subsequent SOF packets are received, **recovery** is carried out at the previous reception interval.
- **Recovery** is not carried out in the suspended state or while a USB bus reset is being received.

The USB supports the following functions based on the SOF packet reception. These functions also operate normally with SOF **recovery**, if the SOF packet was missing.

- Updating of the frame number
- SOFR interrupt timing
- Isochronous transfer interval count

If an SOF packet is missing when full-speed operation is being used, the **FRMNUM.FRNM[10:0] bits** are not updated.