

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product category	MPU & MCU	Document No.	TN-RX*-A092A/E	Rev.	1.00
Title	Corrections to Descriptions for the Boundary Scan Register in the RX630 Group User's Manual: Hardware		Information category	Technical information	
Applicable products	RX630 Group	Lot no.	Reference document	RX630 Group User's Manual: Hardware Rev.1.50 (R01UH0040JJ0150)	
		All			

This document describes corrections to descriptions in the "1.Overview" and "44.Boundary Scan" of the RX630 Group User's Manual: Hardware.

1. Note 2 of the Table 1.3 List of Products is corrected as follows (additions are underlined):

Note 2. The sub-clock oscillator and real-time clock and boundary scan have different specifications. For details, see section 11.2.8, Sub-Clock Oscillator Wait Control Register (SOSCWTCR), section 28.2.19, RTC Control Register 3 (RCR3), and section 44.2.4. Boundary Scan Register (JTBSR).

2. Table 44.6 Boundary Scan Register 177-pin TFLGA/176-pin LFBGA (3/10) is corrected as follows (changes are underlined):

(Before)

Pin No	Pin Name	Input/Output	Bit Name
⋮	⋮	⋮	⋮
N8	PL2	Output	311
		Output enable	310
		Input	309
<u>M6</u>	P55	Output	308
		Output enable	307
		Input	306

(After)

Pin No	Pin Name	Input/Output	Bit Name
⋮	⋮	⋮	⋮
N8	PL2	Output	311
		Output enable	310
			309
<u>N7</u>	P55	Output	308
		Output enable	307
		Input	306

3. Table 44.7 Boundary Scan Register 145-pin TFLGA is corrected as follows (changes are underlined):

145-pin TFLGA (1/8)

From TDI				
Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
B3	P05	Output	417	<u>339</u>
		Output enable	416	<u>338</u>
		Input	415	<u>337</u>
D3	P03	Output	414	<u>336</u>
		Output enable	413	<u>335</u>
		Input	412	<u>334</u>
C2	P02	Output	411	<u>333</u>
		Output enable	410	<u>332</u>
		Input	409	<u>331</u>
D4	P01	Output	408	<u>330</u>
		Output enable	407	<u>329</u>
		Input	406	<u>328</u>
D1	P00	Output	405	<u>327</u>
		Output enable	404	<u>326</u>
		Input	403	<u>325</u>
D2	PF5	Output	402	<u>324</u>
		Output enable	401	<u>323</u>
		Input	400	<u>322</u>
E3	PJ5	Output	399	<u>321</u>
		Output enable	398	<u>320</u>
		Input	397	<u>319</u>
F3	PJ3	Output	396	<u>318</u>
		Output enable	395	<u>317</u>
		Input	394	<u>316</u>
H4	P35	Input	393	<u>315</u>
J2	P33	Output	392	<u>314</u>
		Output enable	391	<u>313</u>
		Input	390	<u>312</u>
J3	P32	Output	389	<u>311</u>
		Output enable	388	<u>310</u>
		Input	387	<u>309</u>
L1	P25	Output	386	<u>308</u>
		Output enable	385	<u>307</u>
		Input	384	<u>306</u>
L4	P24	Output	380	<u>305</u>
		Output enable	379	<u>304</u>
		Input	378	<u>303</u>
L2	P23	Output	374	<u>302</u>
		Output enable	373	<u>301</u>
		Input	372	<u>300</u>
M1	P22	Output	371	<u>299</u>
		Output enable	370	<u>298</u>
		Input	369	<u>297</u>

145-pin TFLGA (2/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
N1	P21	Output	368	<u>296</u>
		Output enable	367	<u>295</u>
		Input	366	<u>294</u>
N2	P20	Output	359	<u>287</u>
		Output enable	358	<u>286</u>
		Input	357	<u>285</u>
M2	P17	Output	356	<u>284</u>
		Output enable	355	<u>283</u>
		Input	354	<u>282</u>
N3	P87	Output	353	<u>281</u>
		Output enable	352	<u>280</u>
		Input	351	<u>279</u>
L3	P16	Output	350	<u>278</u>
		Output enable	349	<u>277</u>
		Input	348	<u>276</u>
M3	P86	Output	347	<u>275</u>
		Output enable	346	<u>274</u>
		Input	345	<u>273</u>
K4	P15	Output	344	<u>272</u>
		Output enable	343	<u>271</u>
		Input	342	<u>270</u>
N4	P14	Output	341	<u>269</u>
		Output enable	340	<u>268</u>
		Input	339	<u>267</u>
L5	P13	Output	335	<u>266</u>
		Output enable	334	<u>265</u>
		Input	333	<u>264</u>
M4	P12	Output	332	<u>263</u>
		Output enable	331	<u>262</u>
		Input	330	<u>261</u>
L6	P56	Output	320	<u>260</u>
		Output enable	319	<u>259</u>
		Input	318	<u>258</u>
N7	P55	Output	308	<u>257</u>
		Output enable	307	<u>256</u>
		Input	306	<u>255</u>
K5	P54	Output	305	<u>254</u>
		Output enable	304	<u>253</u>
		Input	303	<u>252</u>
K6	P53	Output	302	<u>251</u>
		Output enable	301	<u>250</u>
		Input	300	<u>249</u>

145-pin TFLGA (3/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
L7	P52	Output	296	248
		Output enable	295	247
		Input	294	246
K7	P51	Output	293	245
		Output enable	292	244
		Input	291	243
M7	P50	Output	290	242
		Output enable	289	241
		Input	288	240
L8	P83	Output	287	239
		Output enable	286	238
		Input	285	237
N9	PC7	Output	284	236
		Output enable	283	235
		Input	282	234
M8	PC6	Output	281	233
		Output enable	280	232
		Input	279	231
L9	PC5	Output	278	230
		Output enable	277	229
		Input	276	228
N10	P82	Output	275	227
		Output enable	274	226
		Input	273	225
M9	P81	Output	272	224
		Output enable	271	223
		Input	270	222
K9	P80	Output	269	221
		Output enable	268	220
		Input	267	219
L10	PC4	Output	266	218
		Output enable	265	217
		Input	264	216
N11	PC3	Output	263	215
		Output enable	262	214
		Input	261	213
M10	P77	Output	260	212
		Output enable	259	211
		Input	258	210
K10	P76	Output	257	209
		Output enable	256	208
		Input	255	207
L11	PC2	Output	254	206
		Output enable	253	205
		Input	252	204

145-pin TFLGA (4/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
N12	P75	Output	251	203
		Output enable	250	202
		Input	249	201
N13	P74	Output	248	200
		Output enable	247	199
		Input	246	198
M12	PC1	Output	245	197
		Output enable	244	196
		Input	243	195
M13	PL1	Output	242	194
		Output enable	241	193
		Input	240	192
M11	PC0	Output	239	191
		Output enable	238	190
		Input	237	189
L13	PL0	Output	236	188
		Output enable	235	187
		Input	234	186
L12	P73	Output	233	185
		Output enable	232	184
		Input	231	183
K11	PB7	Output	230	182
		Output enable	229	181
		Input	228	180
K12	PB6	Output	227	179
		Output enable	226	178
		Input	225	177
K13	PB5	Output	224	176
		Output enable	223	175
		Input	222	174
J11	PB4	Output	221	173
		Output enable	220	172
		Input	219	171
J10	PB3	Output	218	170
		Output enable	217	169
		Input	216	168
J12	PB2	Output	215	167
		Output enable	214	166
		Input	213	165
J13	PB1	Output	212	164
		Output enable	211	163
		Input	210	162
H10	P72	Output	209	161
		Output enable	208	160
		Input	207	159

145-pin TFLGA (5/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
H11	P71	Output	206	<u>158</u>
		Output enable	205	<u>157</u>
		Input	204	<u>156</u>
H12	PB0	Output	200	<u>155</u>
		Output enable	199	<u>154</u>
		Input	198	<u>153</u>
H13	PA7	Output	194	<u>152</u>
		Output enable	193	<u>151</u>
		Input	192	<u>150</u>
G11	PA6	Output	191	<u>149</u>
		Output enable	190	<u>148</u>
		Input	189	<u>147</u>
G10	PA5	Output	188	<u>146</u>
		Output enable	187	<u>145</u>
		Input	186	<u>144</u>
G13	PA4	Output	185	<u>143</u>
		Output enable	184	<u>142</u>
		Input	183	<u>141</u>
F10	PA3	Output	182	<u>140</u>
		Output enable	181	<u>139</u>
		Input	180	<u>138</u>
F13	PA2	Output	176	<u>137</u>
		Output enable	175	<u>136</u>
		Input	174	<u>135</u>
F12	PA1	Output	170	<u>134</u>
		Output enable	169	<u>133</u>
		Input	168	<u>132</u>
E10	PA0	Output	164	<u>131</u>
		Output enable	163	<u>130</u>
		Input	162	<u>129</u>
E13	P67	Output	158	<u>128</u>
		Output enable	157	<u>127</u>
		Input	156	<u>126</u>
E11	P66	Output	152	<u>125</u>
		Output enable	151	<u>124</u>
		Input	150	<u>123</u>
E12	P65	Output	146	<u>122</u>
		Output enable	145	<u>121</u>
		Input	144	<u>120</u>
D10	PE7	Output	143	<u>119</u>
		Output enable	142	<u>118</u>
		Input	141	<u>117</u>
D13	PE6	Output	140	<u>116</u>
		Output enable	139	<u>115</u>
		Input	138	<u>114</u>

145-pin TFLGA (6/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
D11	PK5	Output	137	<u>113</u>
		Output enable	136	<u>112</u>
		Input	135	<u>111</u>
C12	P70	Output	134	<u>110</u>
		Output enable	133	<u>109</u>
		Input	132	<u>108</u>
C13	PK4	Output	131	<u>107</u>
		Output enable	130	<u>106</u>
		Input	129	<u>105</u>
D12	PE5	Output	128	<u>104</u>
		Output enable	127	<u>103</u>
		Input	126	<u>102</u>
B13	PE4	Output	125	<u>101</u>
		Output enable	124	<u>100</u>
		Input	123	<u>99</u>
A13	PE3	Output	122	<u>98</u>
		Output enable	121	<u>97</u>
		Input	120	<u>96</u>
B12	PE2	Output	119	<u>95</u>
		Output enable	118	<u>94</u>
		Input	117	<u>93</u>
A12	PE1	Output	116	<u>92</u>
		Output enable	115	<u>91</u>
		Input	114	<u>90</u>
C11	PE0	Output	113	<u>89</u>
		Output enable	112	<u>88</u>
		Input	111	<u>87</u>
D9	P64	Output	110	<u>86</u>
		Output enable	109	<u>85</u>
		Input	108	<u>84</u>
C10	P63	Output	107	<u>83</u>
		Output enable	106	<u>82</u>
		Input	105	<u>81</u>
A11	P62	Output	104	<u>80</u>
		Output enable	103	<u>79</u>
		Input	102	<u>78</u>
B11	P61	Output	101	<u>77</u>
		Output enable	100	<u>76</u>
		Input	99	<u>75</u>
A10	PK3	Output	98	<u>74</u>
		Output enable	97	<u>73</u>
		Input	96	<u>72</u>
D8	P60	Output	95	<u>71</u>
		Output enable	94	<u>70</u>
		Input	93	<u>69</u>

145-pin TFLGA (7/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
B10	PK2	Output	92	<u>68</u>
		Output enable	91	<u>67</u>
		Input	90	<u>66</u>
C9	PD7	Output	89	<u>65</u>
		Output enable	88	<u>64</u>
		Input	87	<u>63</u>
A9	PD6	Output	83	<u>62</u>
		Output enable	82	<u>61</u>
		Input	81	<u>60</u>
D7	PD5	Output	77	<u>59</u>
		Output enable	76	<u>58</u>
		Input	75	<u>57</u>
B9	PD4	Output	74	<u>56</u>
		Output enable	73	<u>55</u>
		Input	72	<u>54</u>
C8	PD3	Output	68	<u>53</u>
		Output enable	67	<u>52</u>
		Input	66	<u>51</u>
A8	PD2	Output	56	<u>50</u>
		Output enable	55	<u>49</u>
		Input	54	<u>48</u>
C7	PD1	Output	50	<u>47</u>
		Output enable	49	<u>46</u>
		Input	48	<u>45</u>
B8	PD0	Output	44	<u>44</u>
		Output enable	43	<u>43</u>
		Input	42	<u>42</u>
D6	P93	Output	41	<u>41</u>
		Output enable	40	<u>40</u>
		Input	39	<u>39</u>
A7	P92	Output	38	<u>38</u>
		Output enable	37	<u>37</u>
		Input	36	<u>36</u>
B7	P91	Output	35	<u>35</u>
		Output enable	34	<u>34</u>
		Input	33	<u>33</u>
A6	P90	Output	32	<u>32</u>
		Output enable	31	<u>31</u>
		Input	30	<u>30</u>
B6	P47	Output	29	<u>29</u>
		Output enable	28	<u>28</u>
		Input	27	<u>27</u>
C5	P46	Output	26	<u>26</u>
		Output enable	25	<u>25</u>
		Input	24	<u>24</u>

145-pin TFLGA (8/8)

Pin No	Pin Name	Input/Output	Bit Name (Note1)	Bit Name (Note2)
A5	P45	Output	23	<u>23</u>
		Output enable	22	<u>22</u>
		Input	21	<u>21</u>
E5	P44	Output	20	<u>20</u>
		Output enable	19	<u>19</u>
		Input	18	<u>18</u>
B5	P43	Output	17	<u>17</u>
		Output enable	16	<u>16</u>
		Input	15	<u>15</u>
A4	P42	Output	14	<u>14</u>
		Output enable	13	<u>13</u>
		Input	12	<u>12</u>
C4	P41	Output	11	<u>11</u>
		Output enable	10	<u>10</u>
		Input	9	<u>9</u>
A3	P40	Output	8	<u>8</u>
		Output enable	7	<u>7</u>
		Input	6	<u>6</u>
A2	P07	Output	5	<u>5</u>
		Output enable	4	<u>4</u>
		Input	3	<u>3</u>
To TDO				

Note1. Products to which Note2 is not given in "Table 1.3 List of Products".

Note2. Products to which Note2 is given in "Table 1.3 List of Products".