# **RENESAS TECHNICAL UPDATE**

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A004C/E	Rev.	3.00	
Title	Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification			
		Lot No.				
Applicable Product	RL78/G14 Group R5F104xxx	All lots	Reference Document	L Rev 1 00		

This document describes misstatements found in the RL78 User's Manual: Hardware Rev.1.00 (R01UH0186EJ0100).

#### **Corrections**

Applicable Item	Applicable Page	Contents
Incorrect descriptions of reset processing time/standby mode release time	Pages 1049, 1052 to 1055, 1060, 1061, 1072, 1073	Incorrect descriptions revised
27.3.6 Invalid memory access detection function	Page 1105	Incorrect descriptions revised
Cautions of flash memory programming by self-programming	Page 1142	Incorrect descriptions revised

### Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



### Corrections in the User's Manual: Hardware

	Corrections and Applicable Items							
No.		Document No.	English	R01UH0186EJ0100	document for corrections			
1		cations of the on-chip or al specifications chapt	oscillator characteristics in the er	Page 1179	Page 4			
2	Incorre		ection of unused pins of P60 to P63 in	Page 83	Page 5			
3		ations of the timer RD		Pages 470, 472	Pages 6 to 8			
4		ations of the timer RD		Page 518	Pages 9, 10			
5		ations of the timer RG		Page 534	Pages 11, 12			
6		ations of the timer RG		Page 562	Pages 13, 14			
7		otions in the comparate		Page 675	Pages 15, 16			
8	Caution		n-chip oscillator frequency select	Page 284	Page 17			
9		ct descriptions of reset	processing time/standby mode	Pages 1048 to 1050, 1052 to, 1055, 1060, 1061, 1072, 1073	Page 18			
10	Cautior	ns of A/D converter mo	de register 0 (ADM0)	Page 613	Page 19			
11			on on A/D conversion time selection	Pages 616 to 623	Page 20			
12		ations when using SN	DOZE mode in the A/D converter	Pages 625, 626, and 658	Pages 21 to 23			
13	voltage chapter	(1.45 V) of the A/D te	perature sensor and internal reference st function in the Safety functions	Pages 655, 662	Pages 24, 25			
14			E mode in the serial array unit	Pages 786, 788	Page 26			
15	Explana	ations of the power-on	-reset circuit	Pages 1070, 1071	Page 27			
16	Explana	ations of the A/D test f	unction in the Safety functions chapter	Page 1109	Page 28			
17	Explana	ations of the data flash	in the Flash memory chapter	Page 1133	Page 29			
18	Cautior	ns of flash memory pro	gramming by self-programming	Page 1142	Page 29			
19		f flash memory progra		Page 1231	Page 30			
20		iternal data memory sp		Page 105	Page 31			
21		SNOOZE mode funct	ion	Page 847	Pages 32, 33			
22		STOP mode		Pages 1050, 1052	Page 34			
23		SNOOZE mode		Page 1055	Page 34			
24		Invalid memory access		Page 1105	Page 34			
25			Byte (000C2H/010C2H)	Page 1121	Page 35			
26		Pin characteristics		Page 1181, 1182	Page 36			
27		Supply current charact	eristics	Pages 1186 to 1195	Page 36			
28		C characteristics		Pages 1196 to 1197	Page 36			
29		Serial array unit		Pages 1198 to 1221	Page 36			
30		Serial interface IICA	viction	Page 1222	Page 36			
31		A/D converter characte		Pages 1223 to 1226	Page 36			
32		Characteristics	nternal Reference Voltage	Page 1227	Page 36			
33		POR circuit characteris	STICS	Page 1128	Page 36			
34		Voltage Rise Time	de Low Supply Voltage Date Date the	None	Page 37			
35	C	haracteristics	de Low Supply Voltage Data Retention	Page 1231	Page 37			
36	Chapte +105°C		ECIFICATIONS (G: $T_A = -40$ to	None	Page 37			
37	release	e time	eset processing time/standby mode	Pages 1049, 1052 to 1055, 1060, 1061, 1072, 1073	Pages 38 to 47			
38	27.3.6	Invalid memory acce	ss detection function	Page 1105	Pages 48, 49			
39			rogramming by self-programming	Page 1142	Page 50			

Incorrect: Bold with underline: Correct: Gray hatched

## **Revision History**

RL78/G14 Incorrect description notice, issued document history

Document Number	Issue Date	Description
TN-RL*-A004A/E	Dec. 6, 2012	First edition issued Incorrect descriptions of No.1 to No.19 revised
TN-RL*-A004B/E	July 4, 2013	Rev. 2.00 issued Revisions of No.20 to No.36 incorrect descriptions added
TN-RL*-A004C/E	Oct. GH, 2013	Rev. 3.00 issued Incorrect descriptions of No.37 to No.39 revised (This notification)



## 1. Specifications of the on-chip oscillator characteristics in the Electrical specifications chapter fixed (page 1179)

Incorrect:

34.3.2 On-chip oscillator characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

Oscillators	Parameters	Conditions			TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Note 1	fін			1		32	MHz
High-speed on-chip oscillator		−20 to +85°C	$1.8~V \le V_{\text{DD}} \le 5.5~V$	-1		+1	%
clock frequency accuracy Note 2			$1.6~V \le V_{\text{DD}} < 1.8~V$	-5		+5	%
		−40 to −20°C	$1.8~V \le V_{\text{DD}} \le 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.

2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

When SSOP (30-pin), WQFN (32-, 40-, 48-pin), FLGA (36-pin), LQFP ( $7 \times 7$ ) (48-pin), LQFP ( $10 \times 10$ ) (52-pin), LQFP ( $12 \times 12$ ) (64-, 80-pin), LQFP ( $14 \times 14$ ) (80-, 100-pin), LQFP ( $14 \times 20$ ) (100-pin) products, these specifications show target values, which may change after device evaluation.

Correct:

34.3.2 On-chip oscillator characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

				,			
Oscillators	Parameters	Conditions			TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Note 1	fін			1		32	MHz
High-speed on-chip oscillator		−20 to +85°C	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	-1		+1	%
clock frequency accuracy Note 2			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5		+5	%
		−40 to −20°C	$1.8~V \le V_{\text{DD}} \le 5.5~V$	-1.5		+1.5	%
			$1.6~V \leq V_{\text{DD}} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 in the HOCODIV register.

2. This table only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

# 2. Incorrect descriptions of connection of unused pins of P60 to P63 in Table 2-3 in the Pin functions chapter revised (page 83)

Incorrect:

Table 2-3. Connection of Unused Pins (100-pin products) (2/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins			
		(0	mitted)			
P60/SCLA0	13-R	I/O	Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1			
P61/SDAA0			via a resistor.			
P62/SCLA1			Output: Leave open.			
P63/SDAA1						
P64/TI10/TO10	8-R					
P65/TI11/TO11						
P66/TI12/TO12						
P67/TI13/TO13						
(Omitted)						

Correct:

Table 2-3. Connection of Unused Pins (100-pin products) (2/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins					
		(0	mitted)					
P60/SCLA0	13-R	I/O	Input: Connect these pins independently to EVDD0, EVDD1 or					
P61/SDAA0			EVsso, EVss1 via a resistor.					
P62/SCLA1			Output: Set 0 to the port output latch when using these pins left					
P63/SDAA1			open. Set 1 to the port output latch when connecting these pins independently to EVDD0, EVDD1, or EVss0, EVss1 via a resistor.					
P64/TI10/TO10	8-R		Input: Connect these pins independently to EVDD0, EVDD1 or					
P65/TI11/TO11			EVsso, EVss1 via a resistor.					
P66/TI12/TO12			Output: Leave open.					
P67/TI13/TO13								
	(Omitted)							



### 3. Explanations of the timer RD status register added

#### Explanations of the timer RD status register added (pages 470, 472)

Incorrect:

- Notes 1. The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H/010C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fcLk to fi⊢ and TRD0EN = 1 before reading. (Omitted)
  - 4. The writing results are as follows:
    - If the read value is 1, writing 0 to the bit sets it to 0.
    - If the read value is 0, the bit remains unchanged even if 0 is written to it. (Even if the bit is changed from 0 to 1 after reading and then 0 is written to it, it remains 1.)
    - Writing 1 has no effect.




#### Correct:

Notes 1. The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H/010C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fclk to fiH and TRD0EN = 1 before reading. (Omitted)

- 4. The writing results are as follows:
  - Writing 1 has no effect.
  - If the read value is 0, the bit remains unchanged even if 0 is written to it. (Even if the bit is changed from 0 to 1 after reading and then 0 is written to it, it remains 1.)
  - If the read value is 1, writing 0 to the bit sets it to 0. When status flags of interrupt sources (applicable status flags) of timer RD are set to 0 and their interrupts are disabled in timer RD interrupt enable register i (TRDIERi), use either one of the following methods (a) to (c).
    - (a) Set 00H (all interrupts disabled) to timer RD interrupt enable register i (TRDIERi) and write 0 to applicable status flags.
    - (b) When there are bits set to 1 (interrupt-enabled) in timer RD interrupt enable register i (TRDIERi) and status flags of interrupt sources related to their bits are 0, write 0 to applicable status flags.

Example: To clear the IMFB bit to 0 when bits IMIEA and OVIE are set to 1 (interrupt-enabled) and the IMIEB bit is set to 0 (interrupt-disabled).





#### RENESAS TECHNICAL UPDATE TN-RL\*-A004C/E

(C)	When there are b	its set to	1 (interru	pt-enable	ed) in tim	ner RD in	terrupt e	nable reg	gister i (TR	DIERi) and	status
	flags of interrupt s	sources re	elated to	their bits	are 1, w	rite 0 to t	hese sta	atus flags	and applic	cable status	flags
	at the same time.										
	Example: To clear	r the IMFI	3 bit to 0	when the	e IMIEA	bit is set	to 1 (inte	errupt-ena	abled) and	the IMIEB	bit is set
	to 0 (interrupt-disa	abled).									
	Timer	RD Inter	rupt Ena	ble Regi	ster i (TF	RDIERi)			Ļ	- Interrupt-e	enabled
	TRDIERi	0	_ 0	_ 0	OVIE 1	IMIED 0	IMIEC 0	IMIEB 0	IMIEA 1		
					In	terrupt-dis	abled				
		Т	mer RD	Status R	egister i	(TRDSR	)	<b>↓</b>	Bit to be o	cleared to 0	]
	TRDSRi	- 0	- 0	UDF 0	OVF 0	IMFD 1	IMFC 0	IMFB 1	IMFA 1		
	As the status	flag (IMFA	A) corresp	onding to	the bit wh	nich is set	to ——	<u> </u>			
	1 (interrupt-e	nabled) is	1, write (	) to bits II	MFB and	IFMA at t	he				
	same time.										



### 4. Explanations of the timer RD interrupt added

#### Explanations of the timer RD interrupt added (page 518)

Incorrect:

Since the interrupt source (timer RD interrupt) is generated by a combination of multiple interrupt request sources for timer RD, the following differences from **other maskable interrupts** apply: (Omitted)

• While multiple bits in the TRDIERi register are set to 1, if the first request source is met and the TRDIFi bit is set to 1, and then the next request source is met, the TRDIFi bit is cleared to 0 when the interrupt is acknowledged. However, if the previously met request source is cleared, the TRDIFi bit is set to 1 by the next generated request source.


Correct:

Since the interrupt source (timer RD interrupt) is generated by a combination of multiple interrupt request sources for timer RD, the following differences from other maskable interrupts excluding the timer RG interrupt apply:

(Omitted)

- While multiple bits in the TRDIERi register are set to 1, if the first request source is met and the TRDIFi bit is set to 1, and then the next request source is met, the TRDIFi bit is cleared to 0 when the interrupt is acknowledged. However, if the previously-met request source is cleared, the TRDIFi bit is set to 1 by the next generated request source.
- When status flags of interrupt sources (applicable status flags) of the timer RD are set to 0 and their interrupts are disabled in timer RD interrupt enable register i (TRDIERi), use either one of the following methods (a) to (c).
  - (a) Set 00H (all interrupts disabled) to timer RD interrupt enable register i (TRDIERi) and write 0 to applicable status flags.
  - (b) When there are bits set to 1 (enabled) in timer RD interrupt enable register i (TRDIERi) and status flags of interrupt sources related to their bits are 0, write 0 to applicable status flags.

Example: To clear the IMFB bit to 0 when bits IMIEA and OVIE are set to 1 (interrupt-enabled) and the IMIEB bit is set to 0 (interrupt-disabled).



Page 9 of 50

Г

٦

(C)	When there are bits set to 1 (interrupt-enabled) in timer RD interrupt enable register i (TRDIERi) and status flags of
	interrupt sources related to their bits are 1, write 0 to these status flags and applicable status flags at the same time.
	Example: To clear the IMFB bit to 0 when the IMIEA is set to 1 (interrupt-enabled) and the IMIEB is set to 0 (interrupt-disabled).
	Timer RD Interrupt Enable Register i (TRDIERi)
	Interrupt-enabled
	-    -    OVIE    IMIED    IMIEC    IMIEB      IMIERI    0    0    1    0    0    1
	Interrupt-disabled
	Timer RD Status Register i (TRDSRi)
	-         -         UDF         OVF         IMFD         IMFC         IMFB         IMFA           0         0         0         0         1         0         1         1
	As the status flag (IMFA) corresponding to the bit which is set to 1
	(interrupt-enabled) is 1, write 0 to bits IMFB and IMFA at the same time.



## 5. Explanations of the timer RG status register added

## Explanations of the timer RG status register added (page 534)

Incorrect:

- Note 1. When the counter value of timer RG changes from FFFFH to 0000H, the TRGOVF bit is set to 1. (Omitted)
- Note 2. The writing results are as follows:
  - If the read value is 1, writing 0 to the bit sets it to 0.
  - If the read value is 0, the bit remains unchanged even if 0 is written to it. (Even if the bit is changed from 0 to 1.) After reading and then 0 is written to it, it remains 1.
  - Writing 1 has no effect.

Correct:

- Note 1. When the counter value of timer RG changes from FFFFH to 0000H, the TRGOVF bit is set to 1. (Omitted)
- Note 2. The writing results are as follows:
  - Writing 1 has no effect.
  - If the read value is 0, the bit remains unchanged even if 0 is written to it. (Even if the bit is changed from 0 to 1.)
  - If the read value is 1, writing 0 to the bit sets it to 0. When status flags of interrupt sources (applicable status flags) of the timer RG are set to 0 and their interrupts are disabled in the timer RG interrupt enable register (TRGIER), use either one of the following methods (a) to (c).
  - (a) Set 00H (all interrupts disabled) to timer RG interrupt enable register (TRGIER) and write 0 to applicable status flags.

(Go on to the next page)



٦

## 6. Explanations of the timer RG interrupt added

### Explanations of the timer RG interrupt added (Page 562)

Incorrect: Not applicable (new)

Correct:

9.4 Timer RG Interrupt


Timer RG generates the timer RG interrupt request from four sources. Table 9-16 lists the Registers Associated with Timer RG

Interrupt and Figure 9-31 shows the Timer RG Interrupt Block Diagram.

	Timer RG	Timer RG Interrupt	Interrupt Request	Interrupt Mask Flag	Priority Specification
	Status Register	Enable Register	Flag (Register)	(Register)	Flag (Register)
Timer RG	TRGSR	TRGIER	TRGIF (IF2H)	TRGMK (MK2H)	TRGPR0 (PR02H) TRGPR1 (PR12H)







IMIEA, IMIEB, UDIE, OVIE: Bits in the TRGIER register

Since the interrupt source (timer RG interrupt) is generated by a combination of multiple interrupt request sources for timer RG, the following differences from other maskable interrupts excluding the timer RD interrupt apply:


- When a bit in the TRGSR register is 1 and the corresponding bit in the TRGIER register is 1 (interrupt-enabled), the TRGIF bit in the IF2H register is set to 1 (interrupt requested).
- If multiple bits in the TRGIER register are set to 1, use the TRGSR register to determine the source of the interrupt request.
- Since the bits in the TRGSR register are not automatically set to 0 even if the interrupt is acknowledged, set the corresponding bit to 0 in the interrupt routine.
- While multiple bits in the TRGIER register are set to 1, if the first request source is met and the TRGIF bit is set to 1, and then the next request source is met, the TRGIF bit is cleared to 0 when the interrupt is acknowledged.

However, if the previously-met request source is cleared, the TRGIF bit is set to 1 by the next generated request source.

- When status flags of interrupt sources (applicable status flags) of timer RG are set to 0 and their interrupts are disabled in the timer RG interrupt enable register (TRGIER), use either one of the following methods (a) to (c).
  - (a) Set 00H (all interrupts disabled) to the TRGIER register and write 0 to applicable status flags.

(Go on to the next page)






RENESAS

### 7. Descriptions in the comparator block diagram improved

#### Descriptions in the comparator block diagram improved (page 675)





## Correct: Figure 16-1 Comparator Block Diagram Comparator 0 COFCK1 - COFCK0 fcLK/8 = 01B = 10B fcLK/8 = 11B fcLK/32 0 Sampling clock Digital filter (match 3 times) COFCK1 - COFCK0 Both-edge detection = 1 other than 00B COENB C0EPO COMP0 One-edge -~\_\_\_\_0 ELC event IVCMP0 detection C0VRF COWDE = 00B IVREF0 O INTCMP0 0 •o\_ COIE (comparator detection 0 interrupt) -0 = 1 C0OP \_\_\_\_0 = 1 -⊚vcouto COOE C0ENB COWDE COMP1 ELC event IVCMP1 ⊙-Comparator 1 IVREF1 🔿 🗕 INTCMP1 (comparator detection 1 interrupt) control - VCOUT1 ſ 0 Internal reference voltage (1.45 V) ₹ • • vtw+ SPDMD M-Mood VTW-Note Note: When setting either the C0WDE bit or C1WDE bit, or both bits to 1, this switch is turned ON, and the division resistor to generate the comparison voltage becomes enabled. Remarks: n = 0, 1 CnMON, CnVRF, CnWDE, CnENB: Bits in the COMPMDR register CnFCK1, CnFCK0, CnEDG, CnEPO: Bits in the COMPFIR register SPDMD, CnOP, CnOE, CnIE: Bits in the COMPOCR register



# 8. Cautions of the high-speed on-chip oscillator frequency select register (HOCODIV) revised (page 284)

Incorrect:

(8) High-speed on-chip oscillator frequency select register (HOCODIV)

(Omitted)

Caution 1. Set the HOCODIV register within the operable voltage range both before and after changing the frequency.

Caution 2. Use the device within the voltage of the flash operation mode set by the option byte (000C2H/010C2H) even after the frequency has been changed by using the HOCODIV register.

Option Byte (000C2H/ <b>010C2H</b> ) Value		Flash Operation Mode	Operating Frequency Range	Operating Voltage Range	
CMODE1 CMODE2					
0	0 0 LV (low-voltage main) mc		1 to 4 MHz	1.6 to 5.5 V	
1	0	LS (low-speed main) mode	1 to 8 MHz	1.8 to 5.5 V	
		LIC (high around main) made	1 to 16 MHz	2.4 to 5.5 V	
1	1	HS (high-speed main) mode	1 to 32 MHz	2.7 to 5.5 V	

Caution 3. When setting of high-speed on-chip oscillator clock as system clock, the device operates at the old frequency for the duration of 3 clocks after the frequency value has been changed by using the HOCODIV

register.

Caution 4. To change the frequency of the high-speed on-chip oscillator when X1 oscillation, external oscillation input or subclock is set for the system clock, stop the high-speed on-chip oscillator by setting bit 0 (HIOSTOP) of the CSC register to 1 and the change the frequency.

Correct:

(8) High-speed on-chip oscillator frequency select register (HOCODIV)

(Omitted)

Caution 1. When changing the frequency of the high-speed on-chip oscillator by the HOCODIV register, make sure

the previously-set frequency and newly-set frequency fall within the operating frequency range for the flash operation mode set by the option byte (000C2H).

Option Byte (000C2H) Value		Flash Operation Mode	Operating Frequency Range	Operating Voltage Range	
CMODE1	CMODE2				
0	0	LV (low-voltage main) mode	1 to 4 MHz	1.6 to 5.5 V	
1	0	LS (low-speed main) mode	1 to 8 MHz	1.8 to 5.5 V	
			1 to 16 MHz	2.4 to 5.5 V	
1	1	HS (high-speed main) mode	1 to 32 MHz	2.7 to 5.5 V	


2. Set the HOCODIV register while the high-speed on-chip oscillator clock (fiн) is selected as the CPU/peripheral hardware clock (fcLk).

 After the frequency has been changed using the HOCODIV register and the following transition time has been elapsed, the frequency is switched.

• The device operates at the frequency for the duration of 3 clocks before the frequency has been changed.

• The CPU/peripheral hardware clock waits for maximum 3 clocks at the frequency after the frequency has been changed.





RENESAS

## 10. Cautions of A/D converter mode register 0 (ADM0) added (page 613)

Incorrect:

(2) A/D converter mode register 0 (ADM0)

(Omitted)

Notes 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see Table 14-3 A/D Conversion Time Selection.

2. While in the software trigger mode or hardware trigger wait mode, the ADCS bit can be used as a status flag for the conversion operation status. However, while in the hardware trigger no-wait mode, this bit cannot be used as a status flag.

3. While in the software trigger mode or hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and it takes 1 µs from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after 1 µs or more has elapsed from the time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

Correct:

(2) A/D converter mode register (ADM0)

(Omitted)

Notes 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see Table 14-3 A/D Conversion Time Selection.

## (Deleted)

2. In software trigger mode or hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by bits ADCS and ADCE, and it takes 1 µs from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after 1 µs or more has elapsed from the time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

Cautions 1. Change bits ADMD, FR2 to FR0, LV1, and LV0 while conversion is stopped (ADCS = 0, ADCE = 0).

2. Do not set the ADCS bit to 1 and the ADCE bit to 0 at the same time.

3. Do not change bits ADCS and ADCE from 0 to 1 at the same time using an 8-bit manipulation instruction. Make sure to set these bits in the order shown in 14.7 A/D Converter Setup Flowchart.



## 11. Incorrect descriptions of caution on A/D conversion time selection revised (pages 616 to 623)

Incorrect:

Table 14-3 A/D Conversion Time Selection

(Omitted)

Cautions 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

Correct:

Table 14-3 A/D Conversion Time Selection

(Omitted)

Cautions 1. Rewrite bits FR2 to FR0, LV1, and LV0 to other than the same data while conversion is stopped (ADCS = 0,

ADCE = 0).



## 12. Explanations when using SNOOZE mode in the A/D converter chapter added

## Explanations of A/D converter mode register 2 (ADM2) added (pages 625, 626)

#### Incorrect:

#### (4) A/D converter mode register 2 (ADM2)

(Om	(hotti
(UII	nitted)

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter				
0	0	upplied from VDD				
0	1	ipplied from P20/AVREFP/ANI0				
1	0	Supplied from the internal reference voltage (1.45 V)				
1 1 Setting prohibited						
<ul> <li>When ADREFP1 or ADREFP0 bit is rewritten, this must be configured in accordance with the following procedures.</li> <li>(1) Set ADCE = 0</li> </ul>						

(2) Change the values of ADREFP1 and ADREFP0

(3) Stabilization wait time (A)

(4) Set ADCE = 1

(5) Stabilization wait time (B)

#### When ADREFP1 and ADREFP0 are set to 1 and 0, the setting is changed to A = 1 $\mu$ s, B = 5 $\mu$ s.

When ADREFP1 and ADREFP0 are set to 0 and 0 or 0 and 1, A needs no wait and B = 1  $\mu s.$ 

• When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, A/D conversion cannot be performed on the temperature sensor output.

Be sure to perform A/D conversion while ADISS = 0.

AWC	Specification of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.

When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fcLK). If any other clock is selected, specifying this mode is prohibited.
- Using the SNOOZE mode function in the software trigger mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in the sequential conversion mode is prohibited.

• When using the SNOOZE mode function, specify a hardware trigger interval of at least "A/D conversion time with stabilization wait time" listed for Table 14-3.



#### Correct:

#### (4) A/D converter mode register 2 (ADM2)

(Omitted)

		(Omitted)				
ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter				
0	0	Supplied from VDD				
0	1	Supplied from P20/AVREFP/ANI0				
1	0	Supplied from the internal reference voltage (1.45 V) Note				
1	1	Setting prohibited				
<ul> <li>When ADREFP1 or ADREFP0 bit is rewritten, this must be configured in accordance with the following procedures.</li> <li>(1) Set ADCE = 0</li> <li>(2) Change the values of ADREFP1 and ADREFP0</li> <li>(3) Stabilization wait time (A)</li> <li>(4) Set ADCE = 1</li> <li>(5) Stabilization wait time (B)</li> <li>When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, the setting is changed to A = 5 μs, B = 1 μs.</li> <li>When ADREFP1 and ADREFP0 are set to 0 and 0, respectively, or set to 0 and 1, respectively, A needs no wait and B = 1 μs.</li> <li>After (5) stabilization time, start the A/D conversion.</li> <li>When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, A/D conversion cannot be performed on the temperature sensor output and internal reference voltage output.</li> </ul>						
AWC		Specification of the SNOOZE mode				
0	Do not use the	e SNOOZE mode function.				
1	Use the SNO	DZE mode function.				
		gger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed ne SNOOZE mode).				
CPU/periph	neral hardware	on can only be specified when the high-speed on-chip oscillator clock is selected for the clock (fcLK). If any other clock is selected, specifying this mode is prohibited. function in the software trigger mode or hardware trigger no-wait mode is prohibited.				
•		function in the sequential conversion mode is prohibited.				
<ul> <li>When using</li> </ul>	the SNOOZE	mode function, specify a hardware trigger interval of at least "shift time to SNOOZE mode stabilization wait time + A/D conversion time +2 fcLκ clocks"				
		E mode, make sure to set the AWC bit to 0 in normal operation mode and change it to 1				

just before transiting to STOP mode. Also, make sure to change the AWC bit to 0 after returning from STOP mode to normal operation mode. If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE or normal operation mode.

Note Refer to 23.2.3 SNOOZE mode.



### Explanations of SNOOZE mode related to the A/D converter added (page 658)

Incorrect:

(1) If an interrupt is generated after A/D conversion ends

(Omitted)

• While in the select mode

After A/D conversion ends and the A/D conversion end interrupt request signal (INTAD) is generated, the clock request signal remains at the high level, and the A/D converter switches from the SNOOZE mode to the normal operation mode. To stop the high-speed on-chip oscillator clock supplied while in the SNOOZE mode, clear bit 2 (AWC) of A/D converter mode register 2 (ADM2) to 0. Doing this sets the clock request signal (an internal signal) to the low level and stops the supply of the high-speed on-chip oscillator clock.

While in the scan mode

If even one A/D conversion end interrupt request signal (INTAD) is generated during A/D conversion of the four channels, the clock request signal remains at the high level, and the A/D converter switches from the SNOOZE mode to the normal operation mode. To stop the high-speed on-chip oscillator clock supplied while in the SNOOZE mode, clear bit 2 (AWC) of A/D converter mode register 2 (ADM2) to 0. Doing this sets the clock request signal (an internal signal) to the low level and stops the supply of the high-speed on-chip oscillator clock.

#### Correct:

(1) If an interrupt is generated after A/D conversion ends

(Omitted)

In select mode

When A/D conversion ends and an A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter returns to normal operation mode from SNOOZE mode. At this time, make sure to clear bit 2 (AWC = 0: SNOOZE mode release) in A/D converter mode register 2 (ADM2) to 0. If the AWC bit is left set to 1, A/D conversion will not start normally in subsequent SNOOZE or normal operation mode.

• In scan mode

If even one A/D conversion end interrupt request signal (INTAD) is generated during A/D conversion of four channels, the A/D converter transits from SNOOZE mode to normal operation mode. At this time, make sure to clear bit 2 (AWC = 0: SNOOZE mode release) in A/D converter mode register 2 (ADM2) to 0. If the AWC bit is left set to 1, A/D conversion will not start normally in subsequent SNOOZE or normal operation mode.



13. Explanations when using temperature sensor and internal reference voltage (1.45 V) of the						
A/D test function in the Safety functions chapter added						
Explanation of 14.7.4 Setup when using temperature sensor added (page 655)						
Incorrect:						
14.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode)						
Figure 14-35. Setup When Using Temperature Sensor						
(Omitted)						
Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal						
being generated. In this case, the results are not stored in the ADCR, ADCRH registers.						
Correct:						
14.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode)						
Figure 14-35. Setup When Using Temperature Sensor						
(Omitted)						
Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, interrupt signals may not be generated. In						
this case, the results are not stored in ADCR and ADCRH registers.						
Caution This setting can be selected only in HS (high-speed main) mode.						



# Explanation of (2) Input range of ANI0 to ANI14 and ANI16 to ANI26 pins in 14.10 Cautions for A/D Converter added (page 662)

Incorrect:

14.10 Cautions for A/D Converter

(2) Input range of ANI0 to ANI14 and ANI16 to ANI26 pins

Observe the rated range of the ANI0 to ANI14 and ANI16 to ANI26 pins input voltage. If a voltage of V<sub>DD</sub> and AV<sub>REFP</sub> or higher and V<sub>SS</sub> and AV<sub>REFM</sub> or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

When internal reference voltage (1.45 V) is selected reference voltage source for the + side of the A/D converter, do not input internal reference voltage or higher voltage to a pin selected by the ADS register. However, it is no problem that a pin not selected by the ADS register is inputed voltage greater than the internal reference voltage.

Correct:

14.10 Cautions for A/D Converter

(2) Input range of ANI0 to ANI14 and ANI16 to ANI26 pins

Observe the rated range of ANI0 to ANI14 and ANI16 to ANI26 pins input voltage. If a voltage of V<sub>DD</sub> and AV<sub>REFP</sub> or higher and V<sub>SS</sub> and AV<sub>REFM</sub> or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of other channels may also be affected.

When internal reference voltage (1.45 V) is selected reference voltage source for the + side of the A/D converter, do not input internal reference voltage or higher voltage to a pin selected by the ADS register. However, it is no problem that a pin not selected by the ADS register is inputed voltage greater than the internal reference voltage.

Caution The internal reference voltage (1.45 V) can be selected only in HS (high-speed main) mode.



Γ

<u>14. Cautions when using SNOOZE mode in the serial array unit added</u>							
Explanations of SNOOZE mode related to CSI added (pages 786, 788)							
Incorrect:							
(Omitted)							
Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, be sure to							
set the STm0 bit to 1 and clear the SEm0 bit (to stop the operation).							
Correct:							
(Omitted)							
Caution Before transiting to SNOOZE mode and after the receive operation is completed in SNOOZE mode, set the STm0 bit							
to 1 (clear the SEm0 bit to 0, and stop the operation).							
And after the receive operation is completed, also clear the SWCm bit to 0 (SNOOZE mode release).							
Explanations of SNOOZE mode related to the UART added (pages 847, 848, 850)							
Incorrect:							
(Omitted)							
Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, be sure to							
set the STm1 bit to 1 and clear the SEm1 bit (to stop the operation).							
Correct:							
(Omitted)							
Caution Before transiting to SNOOZE mode and after the receive operation is completed in SNOOZE mode, set the STm1							
bit to 1 (clear the SEm1 bit to 0, and stop the operation).							
And after the receive operation is completed, also clear the SWCm bit to 0 (SNOOZE mode release).							



## 15. Explanations of the power-on-reset circuit added (pages 1070, 1071)

Incorrect:

25.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

Generates internal reset signal at power on.

The reset signal is released when the supply voltage (Voo) exceeds 1.51 V  $\pm$  0.03 V.

• Compares supply voltage (VDD) and detection voltage (VPDR = 1.50 V ± 0.03 V.), generates internal reset signal when VDD < VPDR.

(Omitted)

25.3 Operation of Power-on-reset Circuit

• An internal reset signal is generated on power application. When the supply voltage (VDD) exceeds the detection voltage (VDD), the reset status is released.

• The supply voltage (Vop) and detection voltage (Veor) are compared. When Vop < Veor, the internal reset signal is generated.

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown below.

Correct:

25.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

• The reset signal is released when the supply voltage (VDD) exceeds 1.51 V  $\pm$  0.03 V.

However, use either the voltage detection function or the external reset pin to retain the reset status until the V<sub>DD</sub> reaches the operation voltage range shown in 34.4 AC Characteristics.

• Compares supply voltage (V<sub>DD</sub>) and detection voltage (V<sub>PDR</sub> =  $1.50 \text{ V} \pm 0.03 \text{ V}$ ), generates internal reset signal when V<sub>DD</sub> < V<sub>PDR</sub>.

However, when the operation voltage drops, switch the MCU to STOP mode, or use either the voltage detection function or the external reset pin to enter the reset status before the VDD falls below the operation voltage range shown in 34.4 AC Characteristics.

25.3 Operation of Power-on-reset Circuit

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown below.



## 16. Explanations of the A/D test function in the Safety functions chapter added (section 27.3.8)

#### Explanation of Figure 27-15. A/D test register (ADTES) added (page 1109)

Incorrect:

(1) A/D test register (ADTES)

Figure 27-15. Format of A/D Test Register (ADTES)

Address: F0013H		After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

[	ADTES1	ADTES0	A/D conversion target			
	0	0	NIxx (This is specified using the analog input channel specification register ADS))			
	1	0	AVREFM			
Ī	1 1 Other than the above		AVREFP			
ſ			Setting prohibited			

Correct:

(1) A/D test register (ADTES)

Ciauma 07 45	Format of A/D	Test Desister	
FIGURE 27-15	Format of A/D	Test Redister (	ADJEST
		i oot i togiotoi j	,

Address: F0013H		After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target
0	0	ANIxx (This is specified using the analog input channel specification register (ADS)) $^{\rm Note}$
1	0	AVREFM
1	1	AVREFP
Other than the above		Setting prohibited

Note The temperature sensor output and internal reference voltage output (1.45 V) can be selected only in HS

(high-speed main) mode.



## 17. Explanations of the data flash in the Flash memory chapter added (page 1133)

#### Incorrect:

An overview of the data flash memory is provided below.

- The data flash memory can be written to by using the flash memory programmer or an external device
- Programming is performed in 8-bit units
- Blocks can be deleted in 1 KB units

The only access by CPU instructions is byte reading (reading: four clock cycles)

#### (Omitted)

- Manipulating the DFLCTL register is not possible while rewriting the data flash memory
- When data flash is accessed, the CPU waits for three clock cycles

#### Correct:

An overview of the data flash memory is provided below. For details about how to rewrite the data flash memory, refer to

RL78 Family Flash Data Library User's Manual.

- The data flash memory can be written to by using the flash memory programmer or an external device
- Flash memory is programmed in 8-bit units
- Blocks can be deleted in 1-KB units
- Only byte read is allowed as CPU instructions (1 clock cycle + wait 3 clock cycles)

(Omitted)

- Manipulating the DFLCTL register is prohibited while rewriting the data flash memory
- Transition to HALT/STOP state is prohibited while rewriting the data flash memory

## 18. Cautions of flash memory programming by self-programming added (page 1142)

Refer to No.39 (page 50) in this document.



## 19. Items of flash memory programming characteristics added (page 1231)

Incorrect:

34.10 Flash memory programming characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
CPU/peripheral hardware clock frequency	fclк	$1.8~V \leq V_{DD} \leq 5.5~V$		1		32	MHz
Number of code flash rewrites	Cerwr	1 erase + 1 write after the erase is regarded as 1	Retained for 20 years (Self/serial programming) <sup>Note</sup>	1,000			Times
Number of data flash rewrites		rewrite. The retaining years are until next rewrite	Retained for 1 years (Self/serial programming) <sup>Note</sup>		1,000,000		
	after the rewrite.		Retained for 5 years (Self/serial programming) <sup>Note</sup>	100,000			



e When using flash memory programmer and Renesas Electronics self programming library.

Correct:

### (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	fс∟к	$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$		1		32	MHz
Number of code flash rewrites <sup>Notes 1,2,3</sup>		Retaining years: 20 years	Ta = 85°C	1,000			
Number of data flach	Cerwr	Retaining year: 1 year	Ta = 25°C		1,000,000		Times
Number of data flash rewrites Notes 1,2,3		Retaining years: 5 years	Ta = 85°C	100,000			
		Retaining years: 20 years	Ta = 85°C	10,000			

Notes 1 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

2. When using flash memory programmer and Renesas Electronics self-programming library.

3. This characteristics is shown as the flash memory characteristics and based on Renesas Electronics reliability test.



20. 3.1.3 Internal Data Memory Space (page 105)	
Incorrect:	Correct:
Cautions 2. The internal RAM in the following products cannot be used as stack area when using the self-programming function and data flash function. R5F104xD (x = A to C, E to G, J, L) : FE900H to FED09H R5F104xE (x = A to C, E to G, J, L) : FE900H to FED09H R5F104xJ (x = F, G, J, L, M, P) : F9F00H to FA309H	<ul> <li>Cautions 2. While self-programming is being executed or rewriting the data flash, do not allocate the RAM address which is used in stack, data buffer, the branch of vectored interrupt servicing, or the transfer destination or source by DTC in the address between FFE20H to FFEDFH.</li> <li>3. The RAM area in the products listed below cannot be used when using the self-programming function or rewriting the data flash, because they are used by</li> </ul>
3. The internal RAM area in the following products cannot be used as stack memory when using the on-chip debugging trace function.	libraries. R5F104xD (x = A to C, E to G, J, L) : FE900H to FED09H R5F104xE (x = A to C, E to G, J, L) : FE900H to FED09H
R5F104xJ (x = A to C, E to G, J, L): FA300H to FA6FFH	R5F104xE ( $x = A$ (0 C, E (0 G, J, L) $(x = E000H (0 FED09H R5F104xJ (x = F, G, J, L, M, P) : F9F00H to FA309H$
	<ol> <li>The internal RAM area in the following products cannot be used as stack memory when using the on-chip debugging trace function.</li> </ol>
	R5F104xJ (x = A to C, E to G, J, L): FA300H to FA6FFH



21. 17.7.3 SNOOZE mode function (page 847)	
Incorrect:	Correct:
<ul> <li>When RxDq pin input is detected while in the STOP mode, the SNOOZE mode makes. data reception that does not require the CPU possible. Only following UARTs can be specified for the reception baud rate adjustment function.</li> <li>30 to 64-pin products: UART0 only</li> <li>80 to 100-pin products: UART0 and UART2</li> <li>When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode.</li> <li>Cautions: 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fcux.</li> <li>2. The maximum transfer rate when using UARTq in the SNOOZE mode is 9600 bps (target).</li> </ul>	<ul> <li>SNOOZE mode makes UART operate reception by RxDq pin input detection while the STOP mode. Normally UART stops communication in the STOP mode. But, using the SNOOZE mode makes reception UART operate unless the CPU operation by detecting RxDq pin input. Only following channels can be set to the SNOOZE mode.</li> <li>30 to 64-pin products: UART0</li> <li>80 to 100-pin products: UART0 and UART2</li> <li>When using UARTq in SNOOZE mode, execute the following settings before entering STOP mode (Refer to Flowcharts of SNOOZE mode operation in Figure 17-118 and Figure 17-120).</li> <li>In SNOOZE mode, UART reception baud rate must be set differently from normal operation. Refer to Table 17-3 to set registers SPSm and SDRmn [15:9].</li> <li>Set this EOCmn and SSECmn to enable or disable the error interrupt (INTSRE0) when a communication error occurs.</li> <li>Set the SWCm bit in the serial standby control register m (SSCm) to 1 just before entering STOP mode. After initialization, set the SSM1 bit to 1 in the serial channel start register m (SSm).</li> <li>When the MCU detects the RxDq pin edge input (input the start bit) after entering STOP mode, the UART reception is started.</li> <li>Cautions 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock (fm) is selected for fc.k. Note that SNOOZE mode cannot be used when the high-speed on-chip oscillator clock (fm) is specified either as 64 or 48 MHz</li> <li>2. The transfer rate in SNOZE mode is 4800 bps only</li> <li>3. When the SWCm bit is 1, UARTq can be used only when the reception is started in STOP mode. If UARTq cannot receive data correctly and may cause a framing error or parity error.</li> <li>When the UARTq reception is started from the moment the SWCm bit is set to 1 before the MCU enters STOP mode.</li> <li>When the UARTq reception is started from the moment the MCU exits STOP mode and enters normal mode using interrupts before the SWCm bit is set to 0</li> </ul>



4. When the SSECm bit is 1, if a parity error, framing error, or overrun error occurs, flags PEFmn, FEFmn, or OVFmn is not set, nor an error interrupt (INTSREq) is generated. To set the SSECm bit to 1, clear flags PEFmn, FEFmn, and OVFmn before setting the SWC0 bit to 1, and read bits 7 to 0 (RxDq) in the SDRm1 register.

#### Table 17-3 UART Reception Baud Rate Setting in SNOOZE Mode

High-speed on-chip	UART reception baud rate obtaining in SNOOZE mode							
oscillator								
(fін)	Baud rate: 4800 bps							
	Operating clock	SDRmn	Maximum	Minimum				
	(fмск)	[15:9]	acceptable value	acceptable value				
32 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^5$	105	2.27%	-1.53%				
24 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^5$	79	1.60%	-2.18%				
16 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^4$	105	2.27%	-1.53%				
12 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^4$	79	1.60%	-2.19%				
8 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^3$	105	2.27%	-1.53%				
6 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^3$	79	1.60%	-2.19%				
4 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^2$	105	2.27%	-1.53%				
3 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^2$	79	1.60%	-2.19%				
2 MHz ± 1.0% <sup>(note)</sup>	f <sub>CLK</sub> /2 <sup>1</sup>	105	2.27%	-1.54%				
1 MHz ± 1.0% <sup>(note)</sup>	$f_{CLK}/2^0$	105	2.27%	-1.57%				
acceptable ra • fiн ± 1.5%: 5 add 0.5% to • fiн ± 2.0%: 5 add 1.0% to Remarks: Maximum and acceptable va	<ul> <li>1 MHz ± 1.0% cm l<sub>CLK</sub>/2 105 2.27% -1.57%</li> <li>te: When the high-speed on-chip oscillator clock accuracy is at ± 1.5% or 2.0%, the acceptable range is limited as follows:</li> <li>f<sub>IH</sub> ± 1.5%: Subtract 0.5% from the maximum acceptable value of f<sub>IH</sub> ± 1.0%, and add 0.5% to the minimum acceptable value of f<sub>IH</sub> ± 1.0%.</li> <li>f<sub>IH</sub> ± 2.0%: Subtract 1.0% from the maximum acceptable value of f<sub>IH</sub> ± 1.0%, and add 1.0% to the minimum acceptable value of f<sub>IH</sub> ± 1.0%.</li> <li>marks: Maximum and minimum acceptable values in the above table are the baud rate acceptable values in UART reception. Make sure to set the baud rate for transmission within this range.</li> </ul>							



## 22. 23.2.2 STOP Mode (page 1050, 1052)

Refer to No.37 (pages 38 to 40) in this document.

## 23. 23.2.3 SNOOZE Mode (page 1055)

Refer to No.37 (page 42) in this document.

## 24. 27.3.6 Invalid memory access detection function (page 1105)

Refer to No.38 (page 48) in this document.



#### RENESAS TECHNICAL UPDATE TN-RL\*-A004C/E

Date: October GH, 2013

Old: Figure 29-3 Format of Option Byte (000C2H/010C2H)						New:	Figu	ure 29-3. For	mat of Option	n Byte (000C	2H/010C2H)	)	
ddress: 00	00C2H/010C2	2H <sup>note</sup>					Address: 0	00C2H/010C	2H <sup>note</sup>				
7	6		4 3	2	1	0	7	6	5	4	3	2	1 0
CMODE1	C5MODE0	1 (	0 FRQSE	L3 FRQSE	L2 FRQS	SEL1 FRQSEL0	CMODE1	C5MODE0	1	0 FRO	QSEL3 FRO	SEL2 FR	QSEL1 FRQS
			Setting	of flash opera						Set	ting of flash op		
CMODE1	CMODE0			Operating F		Operating Voltage	CMODE1	CMODE0			Operatir	ig Frequency	Operating Volt
				Ran	ge	Range					F	Range	Range
0	0	LV (low voltage	e main) mode	1 to 4	MHz	1.6 to 5.5 V	0	0	LV (low volta	ige main) mod	e 1 to	o 4 MHz	1.6 to 5.5 V
1	0	LS (low speed	main) mode	1 to 8	MHz	1.8 to 5.5 V	1	0	LS (low spee	ed main) mode	1 to	o 8 MHz	1.8 to 5.5 V
1	1	HS (high speed	d main) mode	1 to 16	MHz	2.4 to 5.5 V	1	1	LIC (high one	ed main) mod	1 to	16 MHz	2.4 to 5.5 V
I	•			1 to 32	MHz	2.7 to 5.5 V	1	1	no (nigh spe	eu main) mou	e 1 to	32 MHz	2.7 to 5.5 V
Other th	an above	Setting prohibit	ted				Other th	an above	Setting prohi	bited	•		
	-	-			-								
						y of the high-speed						Frequence	y of the high-spe
FRQSEL4	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	on-o	chip oscillator	FRQSEL4	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	on-	chip oscillator
					f <sub>HOCO</sub>	f <sub>IH</sub>						f <sub>HOCO</sub>	f <sub>IH</sub>
1	1	0	0	0	64 MHz	32 MHz	1	1	0	0	0	64 MHz	32 MHz
1	0	0	0	0	48 MHz	24 MHz	1	0	0	0	0	48 MHz	24 MHz
0	1	0	0	0	32 MHz	32 MHz	0	1	0	0	0	32 MHz	32 MHz
0	0	0	0	0	24 MHz	24 MHz	0	0	0	0	0	24 MHz	24 MHz
0	1	0	0	1	16 MHz	16 MHz	0	1	0	0	1	16 MHz	16 MHz
0	0	0	0	1	12 MHz	12 MHz	0	0	0	0	1	12 MHz	12 MHz
0	1	0	1	0	8 MHz	8 MHz	0	1	0	1	0	8 MHz	8 MHz
0	1	0	1	1	4 MHz	4 MHz	0	0	0	1	0	6 MHz	6 MHz
0	1	1	0	1	1 MHz	1 MHz	0	1	0	1	1	4 MHz	4 MHz
	1	Other than abov	ve		Setting prof	nibited	0	0	0	1	1	3 MHz	3 MHz
lote:	Set the same	value as 000	C2H to 010C	2H when the	boot swap	operation is used	0	1	1	0	0	2 MHz	2 MHz
		2H is replace			2001 0110p		0	1	1	0	1	1 MHz	1 MHz
									Other than abo			Setting prohi	
								because 000		ced by 010C	2H.	the boot swa	ap operation is



RENESAS TECHNICAL UPDATE	TN-RL*-A004C/E
--------------------------	----------------

26. 34.4.1 Pin characteristics (pages 1181, 1182)	
Incorrect: Fixed typo in Note 3 in pages 1181 and 1182	Correct: Refer to pages 5 and 6 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: T <sub>A</sub> = −40 to + 85°C)".
27. 34.4.2 Supply current characteristics (pages 1186 to 1195)	O ama th
Incorrect: Fixed typo in Notes and typical values of IDD2 and IDD3 in pages 1186 to 1195	Correct: Refer to pages 10 to 16 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: T <sub>A</sub> = −40 to + 85°C)".
28. 34.5 AC Characteristics (pages 1196, 1197)	New:
Old: Specifications of the external system clock frequency and external system clock input high-level width, low-level width in page 1196 to 1197 extended	Refer to page 20 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: $T_A = -40$ to + 85°C)".
29. 34.6.1 Serial array unit (pages 1198 to 1221)	Correct:
Incorrect: Fixed typo in 34.6.1 Serial array unit in pages 1198 to 1221	Refer to pages 27 to 54 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: $T_A = -40$ to + 85°C)".
30. 34.6.2 Serial Interface IICA (page 1222)	
Incorrect: Fixed typo in 34.6.2 Serial interface IICA in page 1222	Correct: Refer to pages 55 to 58 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: T <sub>A</sub> = −40 to + 85°C)".
31. 34.7.1 A/D converter characteristics (pages 1223 to 1226)	
Old: Specifications of "34.7.1 A/D converter characteristics" in pages 1223 to 1226 extended	New: Refer to pages 59 to 62 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: T <sub>A</sub> = −40 to + 85°C)".
32. 34.7.2 Temperature Sensor/Internal Reference Voltage	
Characteristics (page 1227) Incorrect:	Correct:
Fixed typo in 34.7.2 Temperature Sensor/Internal Reference Voltage Characteristics in page 1227	Refer to page 63 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: $T_A = -40$ to + 85°C)".
33. 34.7.5 POR circuit characteristics (page 1228)	Correct
Incorrect: Fixed typo in 34.7.5 POR circuit characteristics in page 1228	Correct: Refer to page 64 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: $T_A = -40$ to + 85°C)".
	1



34. Supply Voltage Rise Time	
Old: Specifications in Supply Voltage Rise Time in page 1231 added	New: Refer to page 66 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: $T_A = -40$ to + 85°C)".
35. 34.9 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (page 1231)	
Old: Specifications in Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics in page 1231 extended	New: Refer to page 67 in Technical Update Exhibit "Chapter 34 ELECTRICAL SPECIFICATIONS (A, D: $T_A = -40$ to + 85°C)".
36. Chapter 35 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)	
Old: Specifications in Chapter 35 ELECTRICAL SPECIFICATIONS (G: $T_A = -40$ to $+105^{\circ}$ C) fixed	New: Refer to pages 1 to 58 in Technical Update Exhibit "Chapter 35 ELECTRICAL SPECIFICATIONS (G: $T_A = -40$ to $+105^{\circ}$ C)".



RENESAS TECHNICAL UPDATE TN-RL*-A004C/E	Date: October GH, 2013
37. Incorrect descriptions of reset processing time/standby mode release time revised	
Incorrect descriptions of reset processing time revised (page 1049)	
Incorrect:	Correct:
Figure 23-4 HALT Mode Release by Reset (1/2)	Figure 23-4 HALT Mode Release by Reset (1/2)
(Omitted)	(Omitted)
(2) When high-speed on-chip oscillator clock is used as CPU clock	(2) When high-speed on-chip oscillator clock is used as CPU clock
(Omitted)	(Omitted)
Reset processing time when HALT mode or STOP mode is released Reset processing time: 387 to 720 μs (When LVD is used) 155 to 407 μs (When LVD off)	Note: Refer to Chapter 24 RESET FUNCTION for the reset processing time. For details about the reset processing time for power-on-reset (POR) circuit and voltage detector (LVD), refer to Chapter 25 POWER-ON-RESET CIRCUIT.
Figure 23-4 HALT Mode Release by Reset (2/2)	Figure 23-4 HALT Mode Release by Reset (2/2)
(3) When subsystem clock is used as CPU clock (Omitted)	(3) When subsystem clock is used as CPU clock (Omitted)
Reset processing time when HALT mode or STOP mode is released Reset processing time: 387 to 720 μs (When LVD is used) 155 to 407 μs (When LVD off)	Note: Refer to Chapter 24 RESET FUNCTION for the reset processing time. For details about the reset processing time for power-on-reset (POR) circuit and voltage detector (LVD), refer to Chapter 25 POWER-ON-RESET CIRCUIT.



Incorrect descriptions of react processing time revised (names 1052 to 1054)	
Incorrect descriptions of reset processing time revised (pages 1052 to 1054)	
Incorrect:	Correct:
(2) STOP mode release	(2) STOP mode release
The STOP mode can be released by the following two sources.	The STOP mode can be released by the following two sources.
(a) Release by unmasked interrupt request	(a) Release by unmasked interrupt request
When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgement is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgement is disabled, the next address instruction is executed.	When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgement is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgement is disabled, the next address instruction is executed.
Figure 23-5 STOP Mode Release by Interrupt Request Generation (1/2)	Figure 23-5 STOP Mode Release by Interrupt Request Generation (1/2)
(1) When high-speed system clock (X1 oscillation) is used as CPU clock	(1) When high-speed system clock (X1 oscillation) is used as CPU clock
(Omitted)	(Omitted)
Note Wait time for STOP mode release High-speed system clock (X1 oscillation): 3-clock	<ul> <li>Note 1. For details of the standby release signal, see Figure 21-1 Basic Configuration of Interrupt Function.</li> <li>Note 2. STOP mode release time Supply of the clock is stopped: <ul> <li>When FRQSEL4 = 0: 18 µs to "whichever is longer 65 µs or the oscillation stabilization time (set by OSTS)"</li> <li>When FRQSEL4 = 1: 18 µs to "whichever is longer 135 µs or the oscillation stabilization time (set by OSTS)"</li> <li>Wait: <ul> <li>When vectored interrupt servicing is carried out: 10 to 11 clocks</li> <li>When vectored interrupt servicing is not carried out: 4 to 5 clocks</li> </ul> </li> <li>Caution: To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.</li> <li>Remark 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.</li> <li>Remark 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.</li> </ul> </li> </ul>



Figure 23-5 STOP Mode Release by Interrupt Request Generation (2/2)	Figure 23-5 STOP Mode Release by Interrupt Request Generation (2/2)
(2) When high-speed system clock (external clock input) is used as CPU clock	(2) When high-speed system clock (external clock input) is used as CPU clock
(Omitted)	(Omitted)
	<ul> <li>Note 1. For details of the standby release signal, see Figure 21-1 Basic Configuration of Interrupt Function.</li> <li>Note 2. STOP mode release time Supply of the clock is stopped:</li> <li>When FRQSEL4 = 0: 18 μs to 65 μs</li> <li>When FRQSEL4 = 1: 18 μs to 135 μs</li> </ul>
(3) When high-speed on-chip oscillator clock is used as CPU clock	<ul> <li>When vectored interrupt servicing is carried out: 7 clocks</li> <li>When vectored interrupt servicing is not carried out: 1 clock</li> <li>(3) When high-speed on-chip oscillator clock is used as CPU clock (Omitted)</li> </ul>
(Omitted) Note STOP mode release time: • High-speed system clock (external clock input): 19.1 to 31.98 μs • High-speed on-chip oscillator clock: 19.1 to 31.98 μs	<ul> <li>Note 1. For details of the standby release signal, see Figure 21-1 Basic Configuration of Interrupt Function.</li> <li>Note 2. STOP mode release time Supply of the clock is stopped: <ul> <li>When FRQSEL4 = 0: 18 μs to 65 μs</li> <li>When FRQSEL4 = 1: 18 μs to 135 μs</li> </ul> </li> <li>Wait: <ul> <li>When vectored interrupt servicing is carried out: 7 clocks</li> <li>When vectored interrupt servicing is not carried out: 1 clock</li> </ul> </li> <li>Remark 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.</li> <li>Remark 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.</li> </ul>



#### RENESAS TECHNICAL UPDATE TN-RL\*-A004C/E

(b) Release by reset signal generation

When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 23-6 STOP Mode Release by Reset

(1) When high-speed system clock is used as CPU clock

(Omitted)

(2) When high-speed on-chip oscillator clock is used as CPU clock

(Omitted)

Reset processing time when HALT mode or STOP mode is released Reset processing time: 387 to 720 µs (When LVD is used) 155 to 407 µs (When LVD off) (b) Release by reset signal generation

When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 23-6 STOP Mode Release by Reset

(1) When high-speed system clock is used as CPU clock

(Omitted)

(2) When high-speed on-chip oscillator clock is used as CPU clock

(Omitted)

Note: Refer to Chapter 24 RESET FUNCTION for the reset processing time. For details about the reset processing time for power-on-reset (POR) circuit and voltage detector (LVD), refer to Chapter 25 POWER-ON-RESET CIRCUIT.



### Explanations of SNOOZE mode shift time added (page 1055)

Incorrect:

23.2.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

(Omitted)

The operating statuses in the SNOOZE mode are shown below.

Correct:

23.2.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

(Omitted)

In SNOOZE mode transition, wait status to be only following time. When FRQSEL4 = 0: 18 µs to 65 µs When FRQSEL4 = 1: 18 µs to 135 µs

Remark: Transition time from STOP mode to SNOOZE mode varies depending on the

temperature conditions and the STOP mode period.

Transition time from SNOOZE mode to normal operation:

When vectored interrupt servicing is carried out:

HS (High-speed main) mode: "4.99 µs to 9.44 µs" + 7 clocks

LS (Low-speed main) mode: "1.10 µs to 5.08 µs" + 7 clocks

LV (Low-voltage main) mode: "16.58 µs to 25.40 µs" + 7 clocks

When vectored interrupt servicing is not carried out:


HS (High-speed main) mode: "4.99 µs to 9.44 µs" + 1 clock

LS (Low-speed main) mode: "1.10 µs to 5.08 µs" + 1 clock


LV (Low-voltage main) mode: "16.58 µs to 25.40 µs" + 1 clock


The operating statuses in the SNOOZE mode are shown next












2.30 ms (MAX.) is required before reset processing starts after the external reset is released.

3. The state of P40 is as follows:

• High-impedance during the external reset period or reset period by the POR. High level during other types of reset or after receiving a reset signal (connected to the on-chip pull-up resistor).

Reset by POR and LVD circuit supply voltage detection is automatically released when  $V_{DD} \ge V_{POR}$  or  $V_{DD} \ge V_{LVD}$  after the reset. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts. For details, see Chapter 25 POWER-ON-RESET CIRCUIT or Chapter 26 VOLTALGE DETECTOR.





Reset processing time when an external reset is released:

0.672 ms (TYP.), 0.832 ms (max.) (When LVD is used)

0.399 ms (TYP.), 0.519 ms (max.) (When LVD is off)

Note 5. The second and subsequent reset processing time after POR is released:

0.531 ms (TYP.), 0.675 ms (max.) (When LVD is used)

0.259 ms (TYP.), 0.362 ms (max.) (When LVD is off)

(Go on to the next page)

Wait for discillation

accuracy stabilization Note 2

Starting oscillation is

Rese

(oscillation stor

specified by software

Normal operation

Voltage stabilization wait time: 0.99 ms (TYP.), 2.30 ms (max.

(high-speed on-chip

oscillator clock) Note 3


Reset processing time when an external reset is released

Operation stops




#### RENESAS TECHNICAL UPDATE TN-RL\*-A004C/E

Date: October GH, 2013








(c) 2013. Renesas Electronics Corporation. All rights reserved.



# 38. 27.3.6 Invalid memory access detection function (page 1105)


Incorrect:

Figure 27-10 Invalid memory access detection function





#### Figure 27-10 Invalid memory access detection function



### RENESAS TECHNICAL UPDATE TN-RL\*-A004C/E

Note: Code flash memory and RAM address of each product are as follows.

Products	Code flash memory	RAM
FIGUUCIS	(00000H to xxxxxH)	(yyyyyH to FFEFFH)
R5F104xA	<u> 16384 × 8 bit</u>	2560 × 8 bit
(x = A  to  C, E  to  G)	(00000H to 03FFFH)	(EE500H to EEEEEH)
R5F104xC	32768 × 8 bit	4096 × 8 bit
(x = A  to  C, E  to  G, J, L)	(00000H to 07FFFH)	(FEF00H to FFEFFH)
R5F104xD	49152 × 8 bit	5632 × 8 bit
(x = A  to  C, E  to  G, J, L)	(00000H to 0BEEEH)	(FE900H to FFEFFH)
R5F104xE	65536 × 8 bit	5632 × 8 bit
(x = A  to  C, E  to  G, J, L)	(00000H to 0FFFFH)	(FE900H to FFEFFH)
R5E104xE	98304 × 8 bit	12288 × 8 bit
(x = A to C, E to G, J, L, M, P)	(00000H to 17FFFH)	(FCF00H to FFEFFH)
R5F104xG	<u>131072 × 8 bit</u>	<u> 16384 × 8 bit</u>
(x = A  to  C, E  to  G, J, L, M, P)	(00000H to 1EEEH)	(EBE00H to EEEEEH)
R5E104xH	196608 × 8 bit	20480 × 8 bit
(x = E to G, J, L, M, P)	(00000H to 2FFFFH)	(FAE00H to FEEFEH)
R5F104xJ	262144 × 8 bit	24576 × 8 bit
(x = F, G, J, L, M, P)	(00000H to 3FFFFH)	(F9F00H to FFEFFH)

Note: Code flash memory area, RAM area, and the detected lowest address of each product are as follows.

Products	Code flash memory (00000H to xxxxxH)	RAM (zzzzH to FFEFFH)	Detected lowest address for read/instruction fetch (execution) (yyyyyH)
R5F104xA	16384 × 8 bit	2560 × 8 bit	10000H
(x = A  to  C, E  to  G)	(00000H to 03FFFH)	(FF500H to FFEFFH)	
R5F104xC	32768 × 8 bit	4096 × 8 bit	10000H
(x = A  to  C, E  to  G, J, L)	(00000H to 07FFFH)	(FEF00H to FFEFFH)	
R5F104xD	49152 × 8 bit	5632 × 8 bit	10000H
(x = A  to  C, E  to  G, J, L)	(00000H to 0BFFFH)	(FE900H to FFEFFH)	
R5F104xE	65536 × 8 bit	5632 × 8 bit	10000H
(x = A  to  C, E  to  G, J, L)	(00000H to 0FFFFH)	(FE900H to FFEFFH)	
R5F104xF	98304 × 8 bit	12288 × 8 bit	20000H
(x = A to C, E to G, J, L, M, P)	(00000H to 17FFFH)	(FCF00H to FFEFFH)	
R5F104xG	131072 × 8 bit	16384 × 8 bit	20000H
(x = A to C, E to G, J, L, M, P)	(00000H to 1FFFFH)	(FBF00H to FFEFFH)	
R5F104xH	196608 × 8 bit	20480 × 8 bit	30000H
(x = E to G, J, L, M, P)	(00000H to 2FFFFH)	(FAF00H to FFEFFH)	
R5F104xJ	262144 × 8 bit	24576 × 8 bit	40000H
(x = F, G, J, L, M, P)	(00000H to 3FFFFH)	(F9F00H to FFEFFH)	



39. Cautions of flash memory programming by self-programming added (page 1142)	
Incorrect: 30.7 Flash Memory Programming by Self-Programming (Omitted) Caution 1. The self-programming function cannot be used when the CPU operates with the subsystem clock. Caution 2. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library. Caution 3. When enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the RAM area to use + 10 bytes before overwriting.	<ul> <li>Correct:</li> <li>30.7 Flash Memory Programming by Self-Programming (Omitted)</li> <li>Caution 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.</li> <li>Caution 2. To prohibit an interrupt during self-programming, in the same way as in normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the El instruction, and then execute the self-programming library.</li> <li>Caution 3. When enabling RAM parity error resets (RPERDIS = 0), make sure to initialize the RAM area to use + 10 bytes before overwriting.</li> <li>Caution 4. The high-speed on-chip oscillator needs to keep oscillating during self-programming. When the high-speed on-chip oscillator is stopped, oscillate the high-speed on-chip oscillator clock (HIOSTOP = 0) and execute the flash self-programming library after 30 µs elapsed when the FRQSEL4 in the user option byte (000C2H) is 0; otherwise execute the flash self-programming library after 80 µs elapsed.</li> </ul>



# CHAPTER 34 ELECTRICAL SPECIFICATIONS (A, D: TA = -40 to +85 °C)

This chapter describes the electrical specifications for the products "A: Consumer applications (TA = -40 to +85 °C)" and "D: Industrial applications (TA = -40 to +85 °C)".

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 With functions for each product.



#### 34.1 **Absolute Maximum Ratings**

#### Absolute Maximum Ratings

Absolute Maximum R	atings			(1/2)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to VDD +0.3 Note 2	V
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	V02	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



## **Absolute Maximum Ratings**

(2/2)

	aango				(2/	
Parameter	Symbols		Conditions	Ratings	Unit	
Output current, high IOH1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA		
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA	
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA	
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA	
		Total of all pins		-2	mA	
Output current, low IoL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA		
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA	
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA	
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA	
	Total of all pins		5	mA		
Operating ambient	TA	In normal o	operation mode	-40 to +85	°C	
temperature		In flash memory programming mode				
Storage temperature	Tstg			-65 to +150	°C	

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



# 34.2 Oscillator Characteristics

# 34.2.1 X1, XT1 characteristics

#### (TA = -40 to +85 °C, 1.6 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~\text{V} \leq \text{V}\text{DD} < 2.7~\text{V}$	1.0		16.0	
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.4 \text{ V}$	1.0		8.0	
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

# 34.2.2 On-chip oscillator characteristics

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85 °C	$1.8~V \le V \text{DD} \le 5.5~V$	-1.0		+1.0	%
accuracy			$1.6~V \le V_{DD} < 1.8~V$	-5.0		+5.0	%
		-40 to -20 °C	$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	-1.5		+1.5	%
			$1.6~V \le V_{DD} < 1.8~V$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



# 34.3 DC Characteristics

## 34.3.1 Pin characteristics

(	TA = -40 to +85 °C	. 1.6 V < FVDD0 =	FVDD1 < VDD < 5	5.5 V. Vss = EVsso	= FVSS1 = 0 V
	1A = +0.00 + 00 0	, 1.0 V <u>-</u> LVDDU -			

(1/5)

·							(
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$1.6 \text{ V} \le \text{EVdd} \le 5.5 \text{ V}$			-10.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			-55.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-10.0	mA
		(When duty $\leq$ 70% <sup>Note 3</sup> )	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-5.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 1.8 \text{ V}$			-2.5	mA
		Total of P05, P06, P10 to P17,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			-80.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-19.0	mA
		P64 to P67, P70 to P77, P80 to P87, P100, P101, P110,	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-10.0	mA
		P111, P146, P147 (When duty $\leq$ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \leq \text{EVDD0} < 1.8 \text{ V}$			-5.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			-135.0 Note 4	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$1.6~V \le V \text{DD} \le 5.5~V$			-0.1 Note 2	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Note 4.** -100 mA for industrial applications (R5F104xxDxx).

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.



**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV \text{DD0} \leq 5.5~V$			70.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty $\leq$ 70% <sup>Note 3</sup> )	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 1.8 \text{ V}$			4.5	mA
		Total of P05, P06, P10 to P17,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			80.0	mA
		P30, P31, P50 to P57, P60 to P67, P70 to P77,	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
		P80 to P87, P100, P101, P110,	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			20.0	mA
		P111, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )	$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			10.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )				150.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$1.6~V \le V \text{DD} \le 5.5~V$			5.0	mA

(2/5)

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. However, do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoL = 10.0 mA
  - Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.



-				-			• •
Items	Symbol	Conditions	3	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30,         Normal input buffer         0.8           P31, P40 to P47, P50 to P57,         P64 to P67, P70 to P77,         P80 to P87, P100 to P102, P110,         P111, P120, P140 to P147         P100		0.8 EVddo		EVdd0	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P31, P43, P44, P50,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	2.2		EVDD0	V
		P53 to P55, P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$	2.0		EVDD0	V
			TTL input buffer $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	1.5		EVDD0	V
	VIH3	P20 to P27, P150 to P156	·	0.7 Vdd		Vdd	V
	VIH4	P60 to P63		0.7 EVDD0		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0.8 Vdd		Vdd	V
Input voltage, low	ViH5         P121 to P124, P137, EXC           ViL1         P00 to P06, P10 to P17, P           P31, P40 to P47, P50 to P           P64 to P67, P70 to P77, P80 to P87, P100 to P102,	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P31, P43, P44, P50,	TTL input buffer $4.0 \text{ V} \le EV_{DD0} \le 5.5 \text{ V}$	0		0.8	V
		P53 to P55, P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156	to P06, P10 to P17, P30, , P40 to P47, P50 to P57, to P67, P70 to P77, to P87, P100 to P102, P110, 1, P120, P140 to P147Normal input buffer $0.8 EVDD0$ , P03, P04, P10, P14 to P17, 9, P31, P43, P44, P50, 3TTL input buffer $3.3 V \le EVDD0 \le 5.5 V$ $2.2$ , TTL input buffer $3.3 V \le EVDD0 \le 4.0 V$ $2.0$ , TTL input buffer $1.6 V \le EVDD0 \le 4.0 V$ $2.0$ , TTL input buffer $1.6 V \le EVDD0 \le 3.3 V$ $2.0$ , 0.7 VDD $0.7 VDD$ 0 to P27, P150 to P156 $0.7 VDD$ 0 to P63 $0.7 EVDD0$ 0 to P64, P10 to P17, P30, , P40 to P47, P50 to P57, to P67, P70 to P77, $10 eP37, P100 to P102, P110,$ $1, P120, P140 to P147Normal input buffer4.0 V \le EVDD0 \le 5.5 V0 to P55, P80, P81, P142,3TTL input buffer4.0 V \le EVDD0 \le 5.5 V0 to P55, P80, P81, P142,3 \times 1 \le P100 \le 5.5 VTTL input buffer00 to P55, P80, P81, P142,3 \times 1 \le P100 \le 3.3 V01 to P27, P150 to P1560$		0.3 Vdd	V	
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 Vdd	V

(3/5)

Caution The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.



Items	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOH1 = -10.0 mA	EVDD0 - 1.5			V
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ I_{OH1} = -3.0 \ mA \end{array}$	EVDD0 - 0.7			V
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{IOH1} = -1.5 \text{ mA}$	EVDD0 - 0.5			V
			1.6 V ≤ EVDD0 < 1.8 V, Іон1 = -1.0 mA	EVDD0 - 0.5			V
	Voh2	P20 to P27, P150 to P156	1.6 V $\leq$ Vdd $\leq$ 5.5 V, Ioh2 = -100 $\mu$ A	Vdd - 0.5			V
Output voltage, low	Vol1	P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ I_{OL1} = 20.0 \ mA \end{array}$			1.3	V
			$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ I_{OL1} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 3.0 \ \text{mA} \end{array}$			0.6	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 1.5 \ \text{mA} \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ \text{V} \leq \text{EV} \text{DD0} \leq 5.5 \ \text{V}, \\ \text{IOL1} = 0.6 \ \text{mA} \end{array}$			0.4	V
			$\begin{array}{l} 1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ \\ \text{IOL1} = 0.3 \text{ mA} \end{array}$			0.4	V
	Vol2	P20 to P27, P150 to P156	$\begin{array}{l} 1.6 \ V \leq V \ \text{DD} \leq 5.5 \ \text{V}, \\ I \ \text{OL2} = 400 \ \mu A \end{array}$			0.4	V
	Vol3	P60 to P63	$\begin{array}{l} 4.0 \ V \leq EV \mbox{DD0} \leq 5.5 \ V, \\ I \mbox{OL3} = 15.0 \ mA \end{array}$			2.0	V
			$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ I_{OL3} = 5.0 \ mA \end{array}$			0.4	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{IOL3 = 3.0 mA} \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ \text{V} \leq \text{EV} \text{DD0} \leq 5.5 \ \text{V}, \\ \text{IOL3} = 2.0 \ \text{mA} \end{array}$			0.4	V
			$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{IOL3} = 1.0 \text{ mA}$			0.4	V

(4/5)

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not output high level in N-ch open-drain mode.



Items	Symbol	Condit	ions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	,				1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET				1	μA	
	Іцнз	ILIH3 P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)		In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low			VI = EVsso				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	VI = VSS				-1	μA
	Ilil3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pull-up resistance         Ru         P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		VI = EVsso	, In input port	10	20	100	kΩ	

(5/5)



# 34.3.2 Supply current characteristics

### (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

## (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.4		mA
current Note 1		mode	mode Note 5	fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.4		
NOLE I				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.1		1
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.1		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.2	8.7	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.2	8.7	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		4.8	8.1	1
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		4.8	8.1	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.1	6.9	1
				fiH = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.1	6.9	
				fносо = 24 MHz, Normal	Normal	VDD = 5.0 V		3.8	6.3	Ī
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		3.8	6.3	
				fносо = 16 MHz,	Normal	V <sub>DD</sub> = 5.0 V		2.8	4.6	1
				fiH = 16 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.8	4.6	
			LS (low-speed main)		Normal	V <sub>DD</sub> = 3.0 V		1.3	2.0	mA
			mode Note 5	fiH = 8 MHz Note 3	operation	V <sub>DD</sub> = 2.0 V		1.3	2.0	
			LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.3	1.8	mA
			mode Note 5	fiH = 4 MHz Note 3	operation	VDD = 2.0 V		1.3	1.8	
			HS (high-speed main) mode Note 5	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.3	5.3	mA
					operation	Resonator connection		3.5	5.5	
					Normal	Square wave input		3.3	5.3	4
				VDD = 3.0 V	operation	Resonator connection		3.5	5.5	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.0	3.1	]
				V <sub>DD</sub> = 5.0 V f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	operation	Resonator connection		2.1	3.2	
					Normal	Square wave input		2.0	3.1	
				VDD = 3.0 V	operation	Resonator connection		2.1	3.2	
			LS (low-speed main)	fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9	mA
			mode Note 5	VDD = 3.0 V	operation	Resonator connection		1.2	2.0	
				f <sub>MX</sub> = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9	
				VDD = 2.0 V	operation	Resonator connection		1.2	2.0	
			Subsystem clock	fsue = 32.768 kHz Note 4		Square wave input		4.7	6.1	μA
			operation	TA = -40 °C	operation	Resonator connection		4.7	6.1	
				fsue = 32.768 kHz Note 4		Square wave input		4.7	6.1	
				T <sub>A</sub> = +25 °C	operation	Resonator connection		4.7	6.1	ļ
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.8	6.7	
				T <sub>A</sub> = +50 °C	operation	Resonator connection		4.8	6.7	ļ
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.8	7.5	
			fs	TA = +70 °C	operation	Resonator connection		4.8	7.5	1
						Square wave input		5.4	8.9	
				TA = +85 °C	operation	Resonator connection		5.4	8.9	1

(Notes and Remarks are listed on the next page.)



(1/2)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - $\begin{array}{ll} \text{HS (high-speed main) mode:} & 2.7 \ \text{V} \leq \text{V}\text{DD} \leq 5.5 \ \text{V}\textcircled{@}1 \ \text{MHz to } 32 \ \text{MHz} \\ 2.4 \ \text{V} \leq \text{V}\text{DD} \leq 5.5 \ \text{V}\textcircled{@}1 \ \text{MHz to } 16 \ \text{MHz} \\ \text{LS (low-speed main) mode:} & 1.8 \ \text{V} \leq \text{V}\text{DD} \leq 5.5 \ \text{V}\textcircled{@}1 \ \text{MHz to } 8 \ \text{MHz} \\ \end{array}$
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{@1}} \text{ MHz to 4 MHz}$
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



## (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	3.09	mA
lote 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.80	3.09	
				fносо = 32 MHz,	VDD = 5.0 V		0.54	2.40	ĺ
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.54	2.40	ĺ
				fносо = 48 MHz,	VDD = 5.0 V		0.62	2.40	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.62	2.40	ĺ
				fносо = 24 MHz,	VDD = 5.0 V		0.44	1.83	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.44	1.83	-
				fносо = 16 MHz,	VDD = 5.0 V		0.40	1.38	
				fiH = 16 MHz Note 4	VDD = 3.0 V		0.40	1.38	ĺ
			LS (low-speed main)	fносо = 8 MHz,	VDD = 3.0 V		260	710	μA
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		260	710	ĺ
			LV (low-voltage main)	fHOCO = 4 MHz,	VDD = 3.0 V		420	700	μA
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		420	700	ĺ
				fmx = 20 MHz Note 3, VDD = 5.0 V fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7		Resonator connection		0.49	1.74	ĺ
					Square wave input		0.28	1.55	
					Resonator connection		0.49	1.74	
				fMx = 10 MHz Note 3,         VDD = 5.0 V         fMx = 10 MHz Note 3,         VDD = 3.0 V         fMx = 8 MHz Note 3,         VDD = 3.0 V         fMx = 8 MHz Note 3,         VDD = 3.0 V	Square wave input		0.19	0.86	
					Resonator connection		0.30	0.93	-
					Square wave input		0.19	0.86	
			LS (low-speed main) mode Note 7		Resonator connection		0.30	0.93	ĺ
					Square wave input		95	550	μA
					Resonator connection		145	590	
					Square wave input		95	550	
				VDD = 2.0 V	Resonator connection		145	590	
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μA
			operation	TA = -40 °C	Resonator connection		0.44	0.76	
				fsue = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				TA = +25 °C	Resonator connection		0.49	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				TA = +50 °C	Resonator connection		0.59	1.36	
				fsub = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				T <sub>A</sub> = +70 °C	Resonator connection		0.72	2.16	
				fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.97	3.37	
				TA = +85 °C	Resonator connection		1.16	3.56	
	Idd3	STOP mode	TA = -40 °C	•	•		0.18	0.51	μA
	Note 6	Note 8	TA = +25 °C				0.24	0.51	
			TA = +50 °C				0.29	1.10	
			TA = +70 °C				0.41	1.90	1
			TA = +85 °C				0.90	3.30	1

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25 °C



(2)	Flash ROM: 96 to 25	6 KB of 30- to	100-pin products
-----	---------------------	----------------	------------------

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Ur
Supply	IDD1	Operating	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.6		m
ourrent		mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6		
iole i				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.3		
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.3		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.8	10.2	m
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.8	10.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.4	9.6	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	9.6	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.5	7.8	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.5	7.8	1
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.2	7.4	1
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.2	7.4	1
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.1	5.3	
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		3.1	5.3	
			LS (low-speed main)	fносо = 8 MHz,	Normal	VDD = 3.0 V		1.4	2.3	r
			mode Note 5	fiH = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.3	
			LV (low-voltage main)	fносо = 4 MHz,	Normal	VDD = 3.0 V		1.4	1.9	1
			mode Note 5	fiH = 4 MHz Note 3	operation	VDD = 2.0 V		1.4	1.9	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.7	6.2	
			mode Note 5	VDD = 5.0 V	operation	Resonator connection		3.9	6.4	1
				f <sub>MX</sub> = 20 MHz Note 2,	Normal	Square wave input		3.7	6.2	
				$V_{DD} = 3.0 V$	operation	Resonator connection		3.9	6.4	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.2	3.6	-
				$V_{DD} = 5.0 V$	operation	Resonator connection		2.2	3.7	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.3	3.6	-
				$V_{DD} = 3.0 V$	operation	Resonator connection		2.2	3.7	
			LS (low-speed main)		Normal			1.3	2.2	1
			mode Note 5	$f_{MX} = 8 \text{ MHz Note 2},$ VDD = 3.0 V	operation	Square wave input Resonator connection			2.2	
								1.3		-
				$f_{MX} = 8 MHz Note 2$ , VDD = 2.0 V	Normal operation	Square wave input Resonator connection		1.3	2.2	-
			Outerrate and all					1.3	2.3	
			Subsystem clock operation	fsub = 32.768 kHz <sup>Note 4</sup> T <sub>A</sub> = -40 °C	Normal operation	Square wave input		5.0	7.1	-
			oporation			Resonator connection		5.0	7.1	-
				fsub = 32.768 kHz <sup>Note 4</sup> Ta = +25 °C	operation	Square wave input		5.0	7.1	
					-	Resonator connection		5.0	7.1	-
				fsub = 32.768 kHz <sup>Note 4</sup> Ta = +50 °C	Normal operation	Square wave input		5.1	8.8	
						Resonator connection		5.1	8.8	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	1
				T <sub>A</sub> = +70 °C	operation	Resonator connection		5.5	10.5	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5	
	1			TA = +85 °C	operation	Resonator connection		6.5	14.5	1

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 32 MHz

2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz

- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25 °C



## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

#### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.88	3.32	mA
current Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.88	3.32	
				fносо = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.62	2.63	1
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.62	2.63	
				fносо = 48 MHz,	VDD = 5.0 V		0.68	2.57	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.68	2.57	
				fносо = 24 MHz, fiн = 24 MHz Note 4 fносо = 16 MHz,	VDD = 5.0 V		0.50	2.00	
					VDD = 3.0 V		0.50	2.00	1
					VDD = 5.0 V		0.44	1.49	
				fiн = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.44	1.49	1
			LS (low-speed main)	fносо = 8 MHz,	V <sub>DD</sub> = 3.0 V		290	800	μA
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		290	800	
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		440	755	μA
			mode Note 7	fiH = 4 MHz Note 4	V <sub>DD</sub> = 2.0 V		440	755	-
			HS (high-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.31	1.63	mA
				VDD = 5.0 V	Resonator connection		0.50	1.85	-
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.31	1.63	1
				$V_{DD} = 3.0 V$	Resonator connection		0.50	1.85	-
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.21	0.89	
					Resonator connection		0.30	0.97	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	0.89	
				VDD = 3.0 V	Resonator connection		0.30	0.97	
			LS (low-speed main) mode Note 7	f <sub>MX</sub> = 8 MHz Note 3, V <sub>DD</sub> = 3.0 V f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		110	580	μΑ
					Resonator connection		160	630	
					Square wave input		110	580	
				VDD = 2.0 V	Resonator connection		160	630	
			Subsystem clock	fsub = 32.768 kHz Note 5,	Square wave input		0.28	0.66	μA
			operation	TA = -40 °C	Resonator connection		0.47	0.85	
				fsub = 32.768 kHz Note 5,	Square wave input		0.34	0.66	
				TA = +25 °C	Resonator connection		0.53	0.85	1
				fsub = 32.768 kHz Note 5,	Square wave input		0.37	2.35	1
				TA = +50 °C	Resonator connection		0.56	2.54	1
				fsub = 32.768 kHz Note 5,	Square wave input		0.61	4.08	1
				TA = +70 °C	Resonator connection		0.80	4.27	
				fsub = 32.768 kHz Note 5,	Square wave input		1.55	8.09	-
				TA = +85 °C	Resonator connection		1.74	8.28	
	IDD3	STOP mode	TA = -40 °C	1	4		0.19	0.57	μA
	Note 6	Note 8	TA = +25 °C				0.25	0.57	1
			TA = +50 °C				0.33	2.26	1
			TA = +70 °C				0.52	3.99	1
			TA = +85 °C				1.46	8.00	1

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{\textcircled{O}}1 \text{ MHz to } 32 \text{ MHz}$ 
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\textcircled{O}}1 \text{ MHz}$  to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25 °C



#### (3) Peripheral Functions (Common to all products)

#### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I <sub>FIL</sub> Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	I <sub>IT</sub> Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	ADREF Note 1				75.0		μA
Temperature sensor operating current	ITMPS Note 1				75.0		μA
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating current	I <sub>CMP</sub> Notes 1, 12, 13	V <sub>DD</sub> = 5.0 V, Regulator output voltage = 2.1 V	Window mode		12.5		μA
			Comparator high-speed mode		6.5		μA
			Comparator low-speed mode		1.7		μA
		V <sub>DD</sub> = 5.0 V, Regulator output voltage = 1.8 V	Window mode		8.0		μA
			Comparator high-speed mode		4.0		μA
			Comparator low-speed mode		1.3		μA
LVD operating current	ILVD Notes 1, 7				0.08		μA
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		ł

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.



- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25 °C

# 34.4 AC Characteristics

$(1A = -40 \text{ to } +85 ^{\circ}\text{C}, ^{\circ}$	1.6 V ≤ E	$.6 V \le EVDD0 = EVDD1 \le VDD \le 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) $						(1/2)
Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсү	Main system clock (fMAIN) operation	HS (high-speed main) mode	$2.7~V \leq V \text{DD} \leq 5.5~V$	0.03125		1	μS
				$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μS
			LS (low-speed main) mode	$1.8~V \le V_{DD} \le 5.5~V$	0.125		1	μS
			LV (low-voltage main) mode	$1.6~V \le V_{DD} \le 5.5~V$	0.25		1	μS
		Subsystem clock (fsub) operation		$1.8~V \le V\text{DD} \le 5.5~V$	28.5	30.5	31.3	μS
		In the self	HS (high-speed main) mode	$2.7~V \leq V \text{DD} \leq 5.5~V$	0.03125		1	μS
		programming mode		$2.4~\text{V} \leq \text{V}_\text{DD} < 2.7~\text{V}$	0.0625		1	μS
			LS (low-speed main) mode	$1.8~V \le V_{DD} \le 5.5~V$	0.125		1	μS
			LV (low-voltage main) mode	$1.8 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	0.25		1	μS
External system clock frequency	fEX	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			1.0		20.0	MHz
		$2.4~V \leq V_{DD} \leq 2.7~V$			1.0		16.0	MHz
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.4 \text{ V}$			1.0		8.0	MHz
		$1.6 \text{ V} \leq \text{Vdd} < 1.8 \text{ V}$			1.0		4.0	MHz
	fexs				32		35	kHz
External system clock	texн,	$2.7~V \leq V \text{DD} \leq$	5.5 V		24			ns
input high-level width, low-level width	texL	$2.4~V \leq V \text{DD} \leq$	2.7 V		30			ns
		$1.8 \text{ V} \le \text{V}_{\text{DD}}$ <	2.4 V		60			ns
		$1.6 \text{ V} \le \text{V}_{\text{DD}}$ <	1.8 V		120			ns
	texhs, texls				13.7			μS
TI00 to TI03, TI10 to TI13 input high-level width, low-level width	ttiH, tti∟				1/fмск + 10 Note			ns
Timer RJ input cycle	fc	TRJIO		$2.7~V \leq EV \text{DD0} \leq 5.5~V$	100			ns
				$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$	300			ns
				$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$	500			ns
Timer RJ input high-	tтjiн,	TRJIO		$2.7~V \leq EV \text{DD0} \leq 5.5~V$	40			ns
level width, low-level	t⊤ji∟			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$	120			ns
width				1.6 V ≤ EVDD0 < 1.8 V	200			ns

## (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

NoteThe following conditions are required for low voltage interface when EVDD0 < VDD $1.8 V \le EVDD0 < 2.7 V$ : MIN. 125 ns $1.6 V \le EVDD0 < 1.8 V$ : MIN. 250 ns

Remark fmck: Timer array unit operation clock frequency (Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))




Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтdiн, tтdil	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO	3/fclк			ns	
Timer RD forced cutoff signal input low-level width	t⊤dsil	P130/INTP0	$2MHz < fclk \le 32 MHz$	1			μS
			fclk ≤ 2 MHz	1/fclk + 1			
Timer RG input high-level	tтgiн,	TRGIOA, TRGIOB		2.5/fclк			ns
width, low-level width	t⊤GIL						
TO00 to TO03,	fто	TO HS (high-speed main) mode	$4.0~V \leq EV \text{DD0} \leq 5.5~V$			16	MHz
TO10 to TO13,			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
IRJIO0, TRJO0, IRDIOA0, TRDIOA1,			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
TRDIOR0, TRDIOR1,			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB output frequency		LS (low-speed main) mode	$1.8~V \le EV_{DD0} \le 5.5~V$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
		LV (low-voltage main) mode	$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output frequency	fPCL	HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz
			$2.7~V \leq EV_{DD0} < 4.0~V$			8	MHz
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
		LS (low-speed main) mode	$1.8~V \le EV_{DD0} \le 5.5~V$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
		LV (low-voltage main) mode	$1.8~V \le EV_{DD0} \le 5.5~V$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0	$1.6~V \le V \text{DD} \le 5.5~V$	1			μS
		INTP1 to INTP11	$1.6~V \leq EV_{DD0} \leq 5.5~V$	1			μS
Key interrupt input low-level width	tкr	KR0 to KR7	$1.8 \text{ V} \leq EV \text{DD0} \leq 5.5 \text{ V}$	250			ns
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$	1			μS
RESET low-level width	trsl		1	10			μS

(2/2)




Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]






TCY vs VDD (LS (low-speed main) mode)


- ----- When the high-speed on-chip oscillator clock is selected
- – During self programming
- ----- When high-speed system clock is selected

TCY vs VDD (LV (low-voltage main) mode)







AC Timing Test Points




External System Clock Timing




TI/TO Timing






TO00 to TO03, TO10 to TO13, TRJIO0, TRJO0, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB










### 34.5 Peripheral Functions Characteristics

AC Timing Test Points



### 34.5.1 Serial array unit

# (1) During communication at same potential (UART mode) (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions	、 <b>U</b>	n-speed main) Mode	`	-speed main) Mode		oltage main) lode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		2.4	$4~V \leq EV \text{DD0} \leq 5.5~V$		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		5.3		1.3		0.6	Mbps
		1.8	$8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		5.3		1.3		0.6	Mbps
		1.	$7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		5.3		1.3		0.6	Mbps
		1.0	$6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$				fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

**Note 2.** The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4~V \leq EV\text{DD0} < 2.7~V\text{:}$  MAX. 2.6 Mbps

 $1.8~V \leq EV\text{dd} 0 < 2.4~V\text{:}$  MAX. 1.3 Mbps


 $1.6~V \leq EV\text{dd} < 1.8~V\text{:}$  MAX. 0.6 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:


Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



### UART mode connection diagram (during communication at same potential)



### UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	C	Conditions	HS (high-s main) mo		LS (low-s) main) mo		LV (low-vo main) mo	Unit	
					MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> ксү1	$t_{KCY1} \geq 2/f_{CLK}$	$4.0~V \leq EV_{DD0} \leq 5.5~V$	62.5		250		500		ns
			$2.7~V \leq EV_{DD0} \leq 5.5~V$	83.3		250		500		ns
SCKp high-/low-level	<b>t</b> кн1,	$4.0~V \leq EV_{DD0}$	≤ 5.5 V	tксү1/2 - 7		tксү1/2 - 50		tксү1/2 - 50		ns
width	tĸ∟1	$2.7~V \leq EV_{\text{DD0}}$	$\leq 5.5 \text{ V}$	tксү1/2 - 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑)	tsiĸ1	$4.0~V \leq EV_{\text{DD0}}$	$\leq$ 5.5 V	23		110		110		ns
Note 1		$2.7~V \leq EV_{\text{DD0}}$	$\leq 5.5 \text{ V}$	33		110		110		ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi1	$2.7~V \leq EV_{DD0}$	≤ 5.5 V	10		10		10		ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso1	C = 20 pF Note	4		10		10		10	ns

(TA = -40 to +85 °C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),

g: PIM and POM numbers (g = 1)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

## (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	(	Conditions	HS (high-s main) mo		LS (low-speed mode	'	LV (low-vol main) mo	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	$t_{KCY1} \geq 4/f_{CLK}$	$2.7 \text{ V} \leq \text{Evddo} \leq 5.5 \text{ V}$	125		500		1000		ns
			$2.4~V \leq EV_{DD0} \leq 5.5~V$	250		500		1000		ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	500		500		1000		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	1000		1000		1000		ns
			$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	—		1000		1000		ns
SCKp high-/low-level	tкнı,	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		ns
width	tĸ∟1	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	tксү1/2 - 18		tксү1/2 - 50		tксү1/2 - 50		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	tксү1/2 - 38		tксү1/2 - 50		tксү1/2 - 50		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	tксү1/2 - 100		tксү1/2 - 100		tксү1/2 - 100		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	—		tксү1/2 - 100		tксү1/2 - 100		ns
SIp setup time	tsik1	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	44		110		110		ns
(to SCKp↑) Note 1		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	44		110		110		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	75		110		110		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	110		110		110		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	220		220		220		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	—		220		220		ns
SIp hold time	tksi1	$1.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	19		19		19		ns
(from SCKp↑) <sup>Note 2</sup>		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}}$	$\leq$ 5.5 V	—		19		19		ns
Delay time from SCKp↓ to SOp output <sub>Note 3</sub>	tkso1	$1.7 V \le EV_{DD0}$ C = 30 pF Note			25		25		25	ns
INDLE 3		$1.6 V \le EV_{DD0}$ C = 30 pF Note			-		25		25	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(4) During communication at same potential (CSI mode) (slave mode, SCKp external clock input)
(TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cond	ditions	HS (high-spee mode	ed main)	LS (low-speed mode	d main)	LV (low-voltag mode	e main)	Uni
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tксү2	$4.0~V \leq EV_{DD0} \leq 5.5~V$	20 MHz < fмск	8/fмск		_		—		ns
time Note 5			fмск ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	16 MHz < fмск	8/fмск		_		—		ns
			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		—		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/	tкн2,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү2/2 - 7		tксү2/2 - 7		tксү2/2 - 7		ns
low-level width	tĸ∟2	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү2/2 - 8		tkcy2/2 - 8		tксү2/2 - 8		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tксү2/2 - 18		tксү2/2 - 18		tксү2/2 - 18		ns
		$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү2/2 - 66		tkcy2/2 - 66		tксү2/2 - 66		ns
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$		—		tксү2/2 - 66		tксү2/2 - 66		ns
SIp setup time	tsıĸ2	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		1/fмск + 40		1/fмск + 40		1/fмск + 40		ns
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$		—		1/fмск + 40		1/fмск + 40		ns
SIp hold time	tksi2	$1.8~V \le EV_{\text{DD0}} \le 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1/fмск + 250		1/fмск + 250		1/fмск + 250		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		—		1/fмск + 250		1/fмск + 250		ns
Delay time from SCKp↓ to	tĸso2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			$2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 100		2/fмск + 110		2/fмск + 110	ns	
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 220		2/fмск + 220		2/fмск + 220	ns	
			$1.6~V \leq EV_{DD0} \leq 5.5~V$		—		2/fмск + 220		2/fмск + 220	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

**Remark 2.** fMcK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


Parameter	Symbol		Conditions	HS (high-spee mode	d main)	LS (low-speed mode	main)	LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SSI00 setup time	tssik	DAPmn = 0	$2.7~V \leq EV_{DD0} \leq 5.5~V$	120		120		120		ns
			$1.8~V \leq EV_{DD0} \leq 5.5~V$	200		200		200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	400		400		400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		400		400		ns
		DAPmn = 1	$2.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			$1.6~V \leq EV_{DD0} \leq 5.5~V$	—		1/fмск + 400		1/fмск + 400		ns
SSI00 hold time	tĸssi	DAPmn = 0	$2.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	1/fмск + 200		1/fмск + 200		1/fмск + 200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	1/fмск + 400		1/fмск + 400		1/fмск + 400		ns
			$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	—		1/fмск + 400		1/fмск + 400		ns
		DAPmn = 1	$2.7~V \leq EV_{DD0} \leq 5.5~V$	120		120		120		ns
			$1.8~V \leq EV_{DD0} \leq 5.5~V$	200		200		200		ns
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	400		400		400		ns
			$1.6~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$	_		400		400		ns

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

#### CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)




(2/2)



### CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



Parameter	Symbol	Conditions		speed main) ode	-	peed main) ode	-	oltage main) iode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\label{eq:constraint} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7  k\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$\label{eq:loss} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 3  k\Omega \end{array}$		400 Note 1		400 Note 1		400 Note 1	kHz
		$\label{eq:loss} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$		300 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$		250 Note 1		250 Note 1		250 Note 1	kHz
		$\label{eq:linear} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$		-		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \ \text{V} \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ C_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	475		1150		1150		ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 3  k\Omega \end{array}$	1150		1150		1150		ns
		$\label{eq:bound} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	1550		1550		1550		ns
		$\label{eq:bound} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	1850		1850		1850		ns
		$\label{eq:bound} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	_		1850		1850		ns
Hold time when SCLr = "H"	tнigн	$\label{eq:loss} \begin{array}{l} 2.7 \mbox{ V} \leq EV_{DD0} \leq 5.5 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$	475		1150		1150		ns
		$\label{eq:loss} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{b}} = 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} = 3  k\Omega \end{array}$	1150		1150		1150		ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	1550		1550		1550		ns
		$\label{eq:bound} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	1850		1850		1850		ns
		$\label{eq:linear} \begin{array}{l} 1.6 \; V \leq EV_{\text{DD0}} < 1.8 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; \text{R}_{\text{b}} = 5 \; k\Omega \end{array}$	—		1850		1850		ns

### (5) During communication at same potential (simplified I<sup>2</sup>C mode)

### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



TA = -40 10 + 63	5 °C, 1.0	$V \leq EVDD0 = EVDD1$	$\leq$ VDD $\leq$ 5.5 V,	v 55 =	EV550 = EV551	= 0 v			(2/4
Parameter	Symbol	Conditions	HS (high-speed r mode	main)	LS (low-speed n mode	nain)	LV (low-voltage r mode	nain)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	$\begin{array}{l} 2.7 \ \text{V} \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1/f <sub>MCK</sub> + 85 Note 2		1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
		$\begin{array}{l} 1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 3 \text{ k}\Omega \end{array}$	1/fмск + 145 Note 2		1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
		$\label{eq:bound} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	1/fмск + 230 Note 2		1/fMCK + 230 Note 2		1/fMCK + 230 Note 2		ns
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	1/fмск + 290 Note 2		1/fмск + 290 Note 2		1/fмск + 290 Note 2		ns
		$\label{eq:constraint} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} \mbox{=} 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} \mbox{=} 5  k\Omega \end{array}$	—		1/fмск + 290 Note 2		1/fмск + 290 Note 2		ns
Data hold time (transmission)	thd: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} \leq 5.5 \mbox{ V}, \\ C_{\mbox{b}} \mbox{=} 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} \mbox{=} 3  k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:linear} \begin{array}{l} 1.8 \mbox{ V} \leq EV_{\mbox{DD0}} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 }  \kappa\Omega \end{array}$	0	405	0	405	0	405	ns
		$\label{eq:linear} \begin{array}{l} 1.7 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_b \mbox{ = 100 pF, } R_b \mbox{ = 5 } k\Omega \end{array}$	0	405	0	405	0	405	ns
		$\label{eq:constraint} \begin{array}{l} 1.6 \mbox{ V} \leq EV_{\mbox{DD0}} < 1.8 \mbox{ V}, \\ C_{\mbox{b}} \mbox{=} 100 \mbox{ pF}, \mbox{ R}_{\mbox{b}} \mbox{=} 5  k\Omega \end{array}$	_		0	405	0	405	ns

### (5) During communication at same potential (simplified I<sup>2</sup>C mode)

### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

**Note 1.** The value must also be equal to or less than fMCK/4.


Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).


(Remarks are listed on the next page.)



### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- Remark 1.  $Rb[\Omega]$ : Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance
- Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14),
- h: POM number (h = 0, 1, 3 to 5, 7, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol		Conditions		n-speed main) mode		-speed main) mode	``	voltage main) mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		reception	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1	bps
			Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 4		5.3		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1		f <sub>MCK</sub> /6 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		5.3		1.3		0.6	Mbps
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		5.3		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. Use it with  $EV_{DD0} \ge V_b$ .

Note 3.The following conditions are required for low voltage interface when EVDD0 < VDD. $2.4 V \le EVDD0 < 2.7 V$ : MAX. 2.6 Mbps $1.8 V \le EVDD0 < 2.4 V$ : MAX. 1.3 Mbps

**Note 4.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{ll} \text{HS (high-speed main) mode:} & 32 \ \text{MHz} \ (2.7 \ \text{V} \le \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ & 16 \ \text{MHz} \ (2.4 \ \text{V} \le \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ \text{LS (low-speed main) mode:} & 8 \ \text{MHz} \ (1.8 \ \text{V} \le \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ \text{LV (low-voltage main) mode:} & 4 \ \text{MHz} \ (1.6 \ \text{V} \le \text{V}_{\text{DD}} \le 5.5 \ \text{V}) \\ \end{array}$ 

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



### (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### $(TA = -40 \text{ to } +85 \text{ °C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/2)

Parameter	Symbol		Conditions		-speed main) mode	`	-speed main) mode	•	voltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		transmission	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array} \end{array} \label{eq:velocity}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$ , $V_b$ = 2.7 V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}$		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 kΩ, $V_b$ = 2.3 V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$\label{eq:VDD0} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 k $\Omega$ , $V_b$ = 1.6 V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 4.0 V  $\leq$  EVDD0  $\leq$  5.5 V and 2.7 V  $\leq$  Vb  $\leq$  4.0 V

Maximum transfer rate = ----

$$rate = \frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$

$$rate = \frac{1}{\frac{1}{\text{Transfer rate} \times 2}} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 100 [\%]$$

Baud rate error (theoretical value) =

( 
$$\frac{1}{\text{Transfer rate}}$$
 ) × Number of transferred bits

\* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.

Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

1

Note 3. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EVDD0 < 4.0 V and 2.3 V  $\leq$  Vb  $\leq$  2.7 V

1

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 100 \ [\%]$$
(  $\frac{1}{\text{Transfer rate}}$ ) × Number of transferred bits

\* This value is the theoretical value of the relative difference between the transmission and reception sides

 Note 4.
 This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

Note 5. Use it with  $EV_{DD0} \ge V_b$ .



**Note 6.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V  $\leq$  EVDD0 < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V

.

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times 100 \, [\%]}$$


\* This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 7.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)




### UART mode connection diagram (during communication at different potential)



### UART mode bit width (during communication at different potential) (reference)





**Remark 1.**  $Rb[\Omega]$ : Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

- m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- **Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	HS (high-sj main) mo		LS (low-speed mode		LV (low-vol main) mo	•	Uni
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCKp cycle time	tkCY1	tксү1 ≥ <b>2</b> /fс∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	200		1150		1150		ns
			$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq E V_{DD} D d \\ 2.7 \ V \leq V_{b} \leq d \\ C_{b} \texttt{=} 20 \ pF, R_{b} \end{array}$	1.0 V,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq 2 \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,	tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \; V \leq E V_{DD} d \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \; pF, \; R_{b} \end{array}$	4.0 V,	tксү1/2 - 7		tkcy1/2 - 50		tkcy1/2 - 50		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \text{ = 20 pF, Rb} \end{array}$	2.7 V,	tксү1/2 - 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsiĸ1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} \text{ = 20 pF, Rb} \end{array}$	4.0 V,	58		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \ pF, \ R_{b} \end{array}$	2.7 V,	121		479		479		ns
Slp hold time (from SCKp↑) <sup>Note 1</sup>	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} \text{ = 20 pF, Rb} \end{array}$	4.0 V,	10		10		10		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} \texttt{=} \texttt{20} \ pF, \ R_{b} \end{array}$	2.7 V,	10		10		10		ns
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tkso1	$\begin{array}{l} 4.0 \; V \leq E V_{DD} d \\ 2.7 \; V \leq V_{b} \leq \\ C_{b} \texttt{=} 20 \; pF, \; R_{b} \end{array}$	4.0 V,		60		60		60	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_{b} \leq \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	2.7 V,		130		130		130	ns

(TA = -40 to +85 °C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

(Notes, Caution, and Remarks are listed on the next page.)



# (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

			,			,			(,_
Parameter	Symbol	Conditions		peed main) ode		peed main) ode	LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸı	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	23		110		110		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	33		110		110		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tĸsıı	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	10		10		10		ns
		$\label{eq:VDD0} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	10		10		10		ns
Delay time from SCKp↑ to SOp output <sup>Note 2</sup>	tkso1	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		10		10		10	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		10		10		10	ns

### $(TA = -40 \text{ to } +85 \text{ °C}, 2.7 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/2)

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number

(m = 00)

Remark 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.



### (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol		Conditions	HS (high-s main) mo		LS (low-speed mode		LV (low-vol main) mo	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> КСҮ1	tkcy1 ≥ 4/fclk		300		1150		1150		ns
			$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	500		1150		1150		ns
	$\label{eq:Vb} \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V \; ^{Note}, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$		1150		1150		1150		ns	
SCKp high-level tKH1 width	tкн1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		tксү1/2 - 75		tксү1/2 - 75		tксү1/2 - 75		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} \\ 2.3 \ V \leq V_b \leq 2. \\ C_b = 30 \ pF, \ R_b \end{array}$	tксү1/2 - 170		tксү1/2 - 170		tксү1/2 - 170		ns	
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} \\ 1.6 \ V \leq V_b \leq 2 \\ C_b = 30 \ pF, \ R_b \end{array}$	0 V Note,	tkcy1/2 - 458		tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \\ 2.7 \ V \leq V_b \leq 4 \\ C_b = 30 \ pF, \ R_b \end{array}$	.0 V,	tксү1/2 - 12		tксү1/2 - 50		tксү1/2 - 50		ns
$2.3 \ V \leq V_b$		$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \\ 2.3 \ \text{V} \leq \text{V}_{\text{b}} \leq 2 \\ \text{C}_{\text{b}} = 30 \ \text{pF}, \ \text{R}_{\text{b}} \end{array}$	.7 V,	tксү1/2 - 18		tксү1/2 - 50		tксү1/2 - 50		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD0} \\ 1.6 \ V \leq V_b \leq 2 \\ C_b = 30 \ pF, \ R_b \end{array}$	0 V Note,	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns

output) (TA = -40 to +85 °C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

**Note** Use it with  $EVDD0 \ge Vb$ .

(Remarks are listed two pages after the next page.)



(1/3)

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Note 1.

### (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions		speed main) ode	``	peed main) ode		oltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsıĸı		81		479		479		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		479		ns
Sin hold time		$\label{eq:linear} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ Note \ 2, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	479		479		479		ns
SIp hold time tksin (from SCKp†) Note 1	tksi1		19		19		19		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ Note \ 2, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tkso1			100		100		100	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		195		195		195	ns
		$\label{eq:linear} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note $2$}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		483		483		483	ns

### $(TA = -40 \text{ to } +85 \text{ °C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

**Note 2.** Use it with  $EVDD0 \ge Vb$ .

When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



(2/3)

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions		speed main) lode	•	peed main) ode		oltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note 1</sup>	tsıĸı		44		110		110		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\label{eq:linear} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	110		110		110		ns
SIp hold time (from SCKp↓) <sup>Note 1</sup>	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	19		19		19		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\label{eq:linear} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		19		ns
Delay time from SCKp↑ to SOp output <sup>Note 1</sup>	tkso1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		25		25		25	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		25		25		25	ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $		25		25		25	ns

 $(TA = -40 \text{ to } +85 \text{ °C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$ 

(3/3)

Note 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


 $\label{eq:Note 2.} \textbf{ Use it with } EV \texttt{DD0} \geq V \texttt{b}.$ 

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)




### CSI mode connection diagram (during communication at different potential





- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.





### CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)


Parameter	Symbol	Cor	nditions		h-speed mode		/-speed mode	LV (low- main)	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү2	$4.0~V \leq EV_{DD0} \leq 5.5~V,$	24 MHz < fмск	14/fмск		-		—		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	$20 \text{ MHz} < \text{fmck} \le 24 \text{ MHz}$	12/fмск		_		—		ns
			$8 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	10/fмск		_		—		ns
			$4~MHz < f_{MCK} \le 8~MHz$	8/fмск		16/fмск		—		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V,$	24 MHz < fмск	20/fмск		_		—		ns
		$2.3~V \leq V_b \leq 2.7~V$	$20 \text{ MHz} < \text{fmck} \le 24 \text{ MHz}$	16/fмск		—		—		ns
			$16 \; MHz < f_{MCK} \leq 20 \; MHz$	14/fмск		—		—		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	12/fмск		—		—		ns
			$4 \text{ MHz} < fMCK \le 8 \text{ MHz}$	8/fмск		16/fмск		—		ns
	$1.8 \text{ V} \le \text{EV}\text{DD0} < 3.3 \text{ V},$		fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
			24 MHz < fмск	48/fмск		—		—		ns
		$1.6 \text{ V} \le V_b \le 2.0 \text{ V}$ Note 2	$20 \text{ MHz} < f_{\text{MCK}} \leq 24 \text{ MHz}$	36/fмск		-		—		ns
			$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	32/fмск		-		—		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	26/fмск		-		—		ns
		$4 \text{ MHz} < fMCK \le 8 \text{ MHz}$	16/fмск		16/fмск		—		ns	
		fмск ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns	
SCKp high-/ low-level width	tкн2, tк∟2	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, 2$	$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	tксү2/2 - 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3~V \leq V_b \leq 2.7~V$	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, $	$1.6~V \leq V_b \leq 2.0~V~\text{Note 2}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
Slp setup time (to SCKp↑) Note 3	tsık2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$	$2.7~V \leq V_b \leq 4.0~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 4.0 \text{ V}, 2$	$2.3~V \leq V_b \leq 2.7~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$1.8~V \leq EV_{DD0} \leq 3.3~V,~T$	$1.6~V \leq V_b \leq 2.0~V~\text{Note}~2$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tkso2	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \ 2\\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$			2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output <sup>Note 5</sup>		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\label{eq:linear} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ C_b = 30 \ pF, \ R_v = 5.5 \ k\Omega \end{array}$	1.6 V $\leq$ Vb $\leq$ 2.0 V Note 2,		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

(Notes, Cautions, and Remarks are listed on the next page.)



- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with  $EVDD0 \ge Vb$ .
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (when 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)





- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

slave select function.


Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
 Also, communication at different potential cannot be performed during clock synchronous serial communication with the

RENESAS





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remark 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
  Also, communication at different potential cannot be performed during clock synchronous serial communication with the

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



### (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode)

### (TA = -40 to +85 °C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions		speed main) 10de		speed main) node	-	oltage main) 10de	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL			1000 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ & C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{split} $		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
			1150		1550		1550		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:VD0} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tніgн		245		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
			675		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	610		610		610		ns



Parameter	Symbol	Conditions	HS (high-speed r mode	main)	LS (low-speed n mode	nain)	LV (low-voltage r mode	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fмск + 135 Note 3		1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 135 Note 3		1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 190 Note 3		1/f <sub>MCK</sub> + 190 Note 3		1/fmck + 190 Note 3		ns
		$ \begin{split} & 1.8 \; \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ & 1.6 \; \text{V} \leq \text{V}_{b} \leq 2.0 \; \text{V} \; ^{\text{Note 2}}, \\ & \text{C}_{b} = 100 \; \text{pF}, \; \text{R}_{b} = 5.5 \; \text{k}\Omega \end{split} $	1/fmck + 190 Note 3		1/fmck + 190 Note 3		1/fмск + 190 Note 3		ns
Data hold time (transmission)	thd:dat		0	305	0	305	0	305	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:Vbd} \begin{array}{l} 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V \; \mbox{Note 2}, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	0	405	0	405	0	405	ns

### (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (TA = -40 to +85 °C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Note 1. The value must also be equal to or less than fmck/4.

**Note 2.** Use it with  $EVDD0 \ge Vb$ .


Note 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)



### 34.5.2 Serial interface IICA

### (1) I<sup>2</sup>C standard mode

(TA = -40 to +85 °C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	C	Conditions	HS (high-s	peed main)	LS (low-si	beed main)	IV (low-vo	ltage main)	Unit
	e yzei				ode		ode	•	ode	0
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fscL	Standard mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
frequency		fc∟κ ≥ 1 MHz	$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	-	_	0	100	0	100	kHz
Setup time of	tsu: sta	$2.7 \text{ V} \leq EV_{DD0} \leq 3$	5.5 V	4.7		4.7		4.7		μS
restart condition		$1.8 \text{ V} \leq EV_{DD0} \leq 8$	5.5 V	4.7		4.7		4.7		μS
1.7	$1.7~V \leq EV_{DD0} \leq 5.5~V$		4.7		4.7		4.7		μS	
	1.6 V ≤ EVD		5.5 V	-	_	4.7		4.7		μS
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq EV_{DD0} \leq 3$	4.0		4.0		4.0		μS	
		$1.8~V \leq EV_{DD0} \leq 5.5~V$		4.0		4.0		4.0		μS
		$1.7 \text{ V} \leq EV_{DD0} \leq 8$	5.5 V	4.0		4.0		4.0		μS
		$1.6 V \le EV_{DD0} \le 8$	5.5 V	-	_	4.0		4.0		μS
Hold time when	t∟ow	$2.7~V \leq EV_{DD0} \leq 3$	5.5 V	4.7		4.7		4.7		μS
SCLA0 = "L"		$1.8 V \le EV_{DD0} \le 8$	5.5 V	4.7		4.7		4.7		μS
		$1.7 V \le EV_{DD0} \le 8$	5.5 V	4.7		4.7		4.7		μS
		$1.6 V \le EV_{DD0} \le 8$	5.5 V	-	_	4.7		4.7		μS
Hold time when	tніgн	$2.7 \text{ V} \leq EV_{DD0} \leq 8$	5.5 V	4.0		4.0		4.0		μS
SCLA0 = "H"		$1.8 \text{ V} \leq EV_{DD0} \leq 8$	5.5 V	4.0		4.0		4.0		μS
		$1.7 \text{ V} \leq EV_{DD0} \leq 8$	5.5 V	4.0		4.0		4.0		μS
		$1.6 V \le EV_{DD0} \le 8$	5.5 V	-	_	4.0		4.0		μS

(Notes, Cautions, and Remarks are listed on the next page.)



(1/2)

### (1) I<sup>2</sup>C standard mode

### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

$(1A = -40 \ 10 + 05 \ 0, 1.0$						/			(2/2)
Parameter	Symbol	Conditions		peed main) ode		peed main) ode	·	oltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	250		250		250		ns
		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	250		250		250		ns
		$1.7~V \leq EV_{DD0} \leq 5.5~V$	250		250		250		ns
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$		_	250		250		ns
Data hold time (transmission)	thd: dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	3.45	0	3.45	0	3.45	μS
Note 2		$1.8~V \le EV_{\text{DD0}} \le 5.5~V$	0	3.45	0	3.45	0	3.45	μS
		$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	3.45	0	3.45	0	3.45	μS
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	-	_	0	3.45	0	3.45	μS
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	4.0		4.0		4.0		μS
		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	4.0		4.0		4.0		μS
		$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	4.0		4.0		4.0		μS
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	-	_	4.0		4.0		μS
Bus-free time	<b>t</b> BUF	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	4.7		4.7		4.7		μS
		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$	4.7		4.7		4.7		μS
		$1.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	4.7		4.7		4.7		μS
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$	-	_	4.7		4.7		μS

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF, Rb = 2.7 k $\Omega$ 



### (2) I<sup>2</sup>C fast mode

#### (TA = -40 to +85 °C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	(	Conditions		h-speed mode	•	v-speed mode	LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	400	0	400	0	400	kHz
	fc∟κ ≥ 3.5 MHz		$1.8~V \le EV_{\text{DD0}} \le 5.5~V$	0	400	0	400	0	400	kHz
Setup time of restart	tsu: sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0.6		0.6		0.6		μS
condition		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μS
Hold time Note 1	thd: STA	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μS
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μS
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{DD0} \leq$	5.5 V	1.3		1.3		1.3		μS
		$1.8 \text{ V} \leq EV_{DD0} \leq$	$8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			1.3		1.3		μS
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μS
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μS
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq$	5.5 V	100		100		100		ns
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	100		100		100		ns
Data hold time (transmission)	thd: dat	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0	0.9	0	0.9	0	0.9	μS
Note 2		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0	0.9	0	0.9	0	0.9	μS
Setup time of stop condition	tsu: sтo	$2.7~V \leq EV_{DD0} \leq$	$2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			0.6		0.6		μS
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μS
Bus-free time	<b>t</b> BUF	$2.7 \text{ V} \leq EV_{DD0} \leq$	5.5 V	1.3		1.3		1.3		μS
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	1.3		1.3		1.3		μS

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 



### (3) I<sup>2</sup>C fast mode plus

(TA = -40 to +85 °C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Parameter	Symbol	Co	onditions		h-speed mode		v-speed mode	LV (low-voltage main) mode		Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fsc∟	Fast mode plus: fc∟k ≥ 10 MHz					_		-	<u> </u>	kHz
Setup time of restart condition	tsu: sta	$2.7~V \le EV_{DD0} \le 5$	$V \leq EV_{DD0} \leq 5.5 V$ (			-	_	-		μS	
Hold time Note 1	thd: STA	$2.7~V \le EV_{DD0} \le 5$	$.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			—		—		μS	
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.5		—		—		μS	
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	0.26		—		-	_	μS	
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5$	.5 V	50		_		-	_	ns	
Data hold time (transmission) Note 2	thd: dat	$2.7 \text{ V} \leq EV_{DD0} \leq 5$	$V \le EV_{DD0} \le 5.5 V$		0.45	-	_	-	_	μS	
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{DD0} \leq 5$	$.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			-	_	-	_	μS	
Bus-free time	<b>t</b> BUF	$2.7~V \leq EV_{DD0} \leq 5$	$7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			-		_		μS	

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- Note 3. The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows. Fast mode plus: Cb = 120 pF, Rb = 1.1 k $\Omega$

#### **IICA** serial transfer timing



Remark n = 0, 1



### 34.6 Analog Characteristics

### 34.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = Vss	Reference voltage (+) = V <sub>BGR</sub> Reference voltage (-)= AV <sub>REFM</sub>
ANI0 to ANI14	Refer to 34.6.1 (1).	Refer to 34.6.1 (3).	Refer to 34.6.1 (4).
ANI16 to ANI20	Refer to 34.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to <b>34.6.1 (1)</b> .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

# (TA = -40 to +85 °C, 1.6 V $\leq$ AVREFP $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$		1.2	±3.5	LSB
		AVREFP = VDD Note 3	$1.6~V \leq AV_{REFP} \leq 5.5~V~^{Note~4}$		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μS
		Target pin: ANI2 to ANI14	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \le V_{DD} \le 5.5~V$	17		39	μS
			$1.6~V \le V_{DD} \le 5.5~V$	2.125 3.1875 17 57 2.375 3.5625 17 		95	μS
		10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage,	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.25	%FSR
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$1.6~V~\leq AV_{REFP} \leq 5.5~V~Note~4$			±0.50	%FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.25	%FSR
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 4			±0.50	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±2.5	LSB
		AVREFP = VDD Note 3	$1.6~V \leq AV_{REFP} \leq 5.5~V~^{Note~4}$			±5.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±1.5	LSB
		AVREFP = VDD Note 3	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$ Note 4			±2.0	LSB
Analog input voltage	VAIN	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-speed main) mode)			V <sub>BGR</sub> Note 5		
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)			VTMPS25 Note 5		

**Note 1.** Excludes quantization error (±1/2 LSB).

**Note 2.** This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3.	When AVREFP < VDD, the MAX. values are as foll	ows.
	Overall error:	Add ±1.0 LSB to the MAX. value when AVREFP = VDD.
	Zero-scale error/Full-scale error:	Add ±0.05%FSR to the MAX. value when AVREFP = VDD.
	Integral linearity error/ Differential linearity error:	Add ±0.5 LSB to the MAX. value when AVREFP = VDD.
Note 4.	Values when the conversion time is set to 57 $\mu s$	(min.) and 95 μs (max.).

Note 5. Refer to 34.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



# (2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

(TA = -40 to +85 °C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condi	tions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \le AV_{\text{REFP}} \le 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V~Note~5$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μS
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V_{DD} \leq 5.5~V$	17		39	μS
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μS
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8 \ V \ \leq AV_{\text{REFP}} \leq 5.5 \ V$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V~^{Note~5}$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \le AV_{\text{REFP}} \le 5.5~V$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V~^{Note~5}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le AV_{\text{REFP}} \le 5.5~V$			±3.5	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V~^{Note~5}$			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8~V \le AV_{\text{REFP}} \le 5.5~V$			±2.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V~\text{Note}~5$			±2.5	LSB
Analog input voltage	Vain	ANI16 to ANI20		0		AVREFP and EVDD0	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When  $EVDD0 \le AVREFP \le VDD$ , the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

**Note 5.** When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85 °C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \le V_{\text{DD}} \le 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V~\text{Note 3}$		1.2	±10.5	LSB
Conversion time	tCONV	10-bit resolution	$3.6~V \le V_{\text{DD}} \le 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μS
			$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μS
			$1.6~V \le V_{\text{DD}} \le 5.5~V$	57		95	μS
		10-bit resolution	$3.6~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	2.375		39	μS
		Target pin: internal reference voltage, and temperature sensor output voltage	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	3.5625		39	μS
		(HS (high-speed main) mode)	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μS
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V~\text{Note 3}$			±0.85	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \le V_{\text{DD}} \le 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{DD} \leq 5.5~V~\text{Note}~3$			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le V_{\text{DD}} \le 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{DD} \leq 5.5~V~\text{Note 3}$			±6.5	LSB
Differential linearity error	DLE	10-bit resolution	$1.8~V \le V_{\text{DD}} \le 5.5~V$			±2.0	LSB
Note 1			$1.6~V \leq V_{DD} \leq 5.5~V~Note~3$			±2.5	LSB
Analog input voltage	Vain	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20		0		EV <sub>DD0</sub>	V
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) r	node)	\	/ <sub>BGR</sub> Note	4	V
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) r	node)	V <sub>TMPS25</sub> Note 4		e 4	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).

Note 4. Refer to 34.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +85 °C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD = EVDD1  $\leq$  VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR <sup>Note 3</sup>, Reference voltage (-) = AVREFM = 0 V <sup>Note 4</sup>, HS (high-speed main) mode)

Parameter	Symbol	Conditions MIN. TYP. MAX.		Unit			
Resolution	RES			8		bit	
Conversion time	tCONV	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 34.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

**Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error:Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.Integral linearity error:Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.Differential linearity error:Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.



## 34.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25 °C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS

(TA = -40 to +85 °C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = EVsso = EVss1 = 0 V, HS (high-speed main) mode)

### 34.6.3 D/A converter characteristics

#### (TA = -40 to +85 °C, 1.6 V $\leq$ EVsso = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$1.8~V \leq V\text{dd} \leq 5.5~V$			±2.5	LSB
		Rload = 8 M $\Omega$	$1.8~V \leq V\text{DD} \leq 5.5~V$			±2.5	LSB
Settling time	<b>t</b> SET	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μS
			$1.6~V \leq V_{DD} < 2.7~V$			6	μS



### 34.6.4 Comparator

Parameter	Symbol	Сог	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/µs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μS
			Comparator low-speed mode, standard mode		3.0	5.0	μS
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 VDD		V
Low-electric-potential reference voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μS
Internal reference voltage Note	VBGR	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}, \text{HS}$ (h	nigh-speed main) mode	1.38	1.45	1.50	V

Note Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.


### 34.6.5 POR circuit characteristics

#### (TA = -40 to +85 °C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.47	1.51	1.55	V
	VPDR	Power supply fall time Note 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	Tpw		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 34.4 AC Characteristics.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPDR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





### 34.6.6 LVD circuit characteristics

#### (1) LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85 °C, VPDR  $\leq$  VDD  $\leq$  5.5 V, VSS = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		VLVD1	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		VLVD2	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		Vlvd3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		VLVD8	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		Vlvd9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pul	se width	tLw		300			μS
Detection de	lay time					300	μS



#### (2) LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85 $^\circ\text{C},\text{VPDR} \leq \text{VDD} \leq 5.5$	V, Vss = 0 V)
--	---------------

Parameter	Symbol		Con	MIN.	TYP.	MAX.	Unit	
Interrupt and	VLVDA0	VPOC2,	VPOC1, VPOC0 = 0, 0, 0, f	1.60	1.63	1.66	V	
reset mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDB0	VPOC2,	VPOC1, VPOC0 = 0, 0, 1, f	alling reset voltage	1.80	1.84	1.87	V
	VLVDB1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
	VLVDB3		Falling interrupt voltage	2.00	2.04	2.08	V	
			LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2,	, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage		2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDC3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2,	VPOC1, VPOC0 = 0, 1, 1, f	alling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2	1	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVDD3	1	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
			LVIS1, LVIS0 = 1, 0 LVIS1, LVIS0 = 0, 1 LVIS1, LVIS0 = 0, 0 C2, VPOC1, VPOC0 = 0, 1, 1, fall LVIS1, LVIS0 = 1, 0 LVIS1, LVIS0 = 0, 1	Falling interrupt voltage	3.90	3.98	4.06	V

### 34.6.7 Power supply voltage rising slope characteristics

#### $(TA = -40 \text{ to } +85 \circ \text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 34.4 AC Characteristics.




### 34.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.46 <sup>Note</sup>		5.5	V

(TA = -40 to +85 °C, Vss = 0V))

Note

The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



### 34.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85 \ ^{\circ}C, \ 1.8 \ V \le V_{DD} \le 5.5 \ V, \ V_{SS} = 0 \ V)$ 

Parameter	Symbol	Conditio	MIN.	TYP.	MAX.	Unit	
System clock frequency	fclk	$1.8~V \leq V \text{DD} \leq 5.5~V$	1		32	MHz	
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	Ta = 85 °C	1,000			Times
Number of data flash rewrites		Retained for 1 year	TA = 25 °C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	TA = 85 °C	100,000			
		Retained for 20 years	TA = 85 °C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

### 34.9 Dedicated Flash Memory Programmer Communication (UART)

#### (TA = -40 to +85 °C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



### 34.10 Timing for Switching Flash Memory Programming Modes

· · ·						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μS
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms

(TA = -40 to +85 °C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.

- tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
- tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (excluding the processing time of the firmware to control the flash memory)



## CHAPTER 35 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105 °C)

This chapter describes the electrical specifications for the products "G: Industrial applications (TA = -40 to +105 °C)".

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 With functions for each product.

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to + 105 °C)" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	TA = -40 to +85 °C	TA = -40 to +105 °C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	2.7 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 32 MHz	2.7 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 32 MHz
	2.4 V $\leq$ Vdd $\leq$ 5.5 V@1 MHz to 16 MHz	2.4 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	1.8 V $\leq$ Vdd $\leq$ 5.5 V@1 MHz to 8 MHz	
	LV (low-voltage main) mode:	
	1.6 V $\leq$ VDD $\leq$ 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator	$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ :	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ :
clock accuracy	±1.0% @ TA = -20 to +85 °C	±2.0% @ TA = +85 to +105 °C
	±1.5% @ TA = -40 to -20 °C	±1.0% @ TA = -20 to +85 °C
	1.6 V ≤ VD < 1.8 V:	±1.5% @ TA = -40 to -20 °C
	±5.0% @ TA = -20 to +85 °C	
	±5.5% @ TA = -40 to -20 °C	
Serial array unit	UART	UART
	CSI: fcLk/2 (16 Mbps supported), fcLk/4	CSI: fclk/4
	Simplified I <sup>2</sup> C communication	Simplified I <sup>2</sup> C communication
IICA	Standard mode	Standard mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	• Rising: 1.67 V to 4.06 V (14 stages)	• Rising: 2.61 V to 4.06 V (8 stages)
	• Falling: 1.63 V to 3.98 V (14 stages)	• Falling: 2.55 V to 3.98 V (8 stages)

**Remark** The electrical characteristics of the products G: Industrial applications (TA = -40 to + 105 °C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to **35.1** to **35.10**.



#### 35.1 **Absolute Maximum Ratings**

#### Absolute Maximum Ratings

Absolute Maximum R	atings			(1/2)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to VDD +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to VDD +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137,	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	V01	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to VDD +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	Vo2	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3	
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



#### **Absolute Maximum Ratings**

(2/2)

	Runigo				(214
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Юн1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient	Та	In normal c	operation mode	-40 to +105 Note	°C
temperature		In flash me	mory programming mode		
Storage temperature	Tstg	Ì		-65 to +150	°C

Note Total operating time in +85 to +105 °C: 10,000 hours



Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 35.2 Oscillator Characteristics

### 35.2.1 X1, XT1 characteristics

#### (TA = -40 to +105 °C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~\text{V} \leq \text{V}_{\text{DD}} < 2.7~\text{V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

### 35.2.2 On-chip oscillator characteristics

#### $(TA = -40 \text{ to } +105 \ ^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fiн			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85 °C	$2.4~V \leq V_{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy		-40 to -20 °C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105 °C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



### 35.3 DC Characteristics

### 35.3.1 Pin characteristics

A = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V	۱.
$x = -40$ (0 + 105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, V35 = EV350 = EV351 = 0 V	,

(1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$2.4 \text{ V} \le \text{EVDD0} \le 5.5 \text{ V}$			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV \text{DD0} \leq 5.5~V$			-30.0	mA
		P102, P120, P130, P140 to P145	$2.7~V \leq EV_{DD0} < 4.0~V$			-10.0	mA
		(When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4~V \leq EV_{DD0} < 2.7~V$			-5.0	mA
		Total of P05, P06, P10 to P17,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			-30.0	mA
		P30, P31, P50 to P57,	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-19.0	mA
		P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )	2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			-60.0	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-0.1 Note 2	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. However, do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins =  $(IOH \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	IOL1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			15.0	mA
		(When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4~V \leq EV_{DD0} < 2.7~V$			9.0	mA
		Total of P05, P06, P10 to P17,	$4.0~V \leq EV \text{DD0} \leq 5.5~V$			40.0	mA
		P30, P31, P50 to P57,	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
		P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% <sup>Note 3</sup> )	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 2.7 \text{ V}$			20.0	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )				80.0	mA
	IOL2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$			5.0	mA

 $(TA = -40 \text{ to } +105 \text{ °C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$ 

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

Total output current of pins = (IoL × 0.7)/(n × 0.01)

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.



Caution

Items	Symbol	Conditions	S	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P31, P43, P44, P50,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	2.2		EVDD0	V
		P53 to P55, P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EVDD0	V
			TTL input buffer $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	1.5		EVDD0	V
	Vінз	P20 to P27, P150 to P156	0.7 Vdd		Vdd	V	
	VIH4	P60 to P63	0.7 EVDD0		6.0	V	
	VIH5	P121 to P124, P137, EXCLK, EX	0.8 Vdd		Vdd	V	
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		VDD	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P31, P43, P44, P50,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	0		0.8	V
		P53 to P55, P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer 2.4 V $\leq$ EVDD0 < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156	•	0		0.3 Vdd	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 VDD	V

(TA = -40 to +105 °C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/5)

P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71,



Caution

Remark

output high level in N-ch open-drain mode.

Items	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Output voltage, high	VOH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	$\begin{array}{l} 4.0 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{IOH1} = -3.0 \ \text{mA} \end{array}$	EVDD0 - 0.7			V
		P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110,	2.7 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -2.0 mA	EVDD0 - 0.6			V
		P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V, Іон1 = -1.5 mA	EVDD0 - 0.5	v v		
	Voh2	P20 to P27, P150 to P156	2.4 V $\leq$ Vdd $\leq$ 5.5 V, Ioh2 = -100 $\mu$ A	Vdd - 0.5			V
Output voltage, low	VOL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57,	$\begin{array}{l} 4.0 \ V \leq EV \mbox{DD0} \leq 5.5 \ V, \\ I \mbox{OL1} = 8.5 \ mA \end{array}$			0.7	V
		P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 3.0 \ \text{mA} \end{array}$			0.6	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ IOL1 = 1.5 mA			0.4	V
			$\begin{array}{l} 2.4 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ I_{OL1} = 0.6 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
	Vol2	P20 to P27, P150 to P156	$\begin{array}{l} 2.4 \ V \leq V \ \text{DD} \leq 5.5 \ \text{V}, \\ I \ \text{OL2} = 400 \ \mu A \end{array}$			0.4	V
	Vol3	P60 to P63	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ I_{OL3} = 15.0 \ mA \end{array}$			2.0	V
			$\begin{array}{l} 4.0 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{IOL3 = 5.0 mA} \end{array}$			0.4	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{IOL3 = 3.0 mA} \end{array}$			0.4	V
			$\begin{array}{l} 2.4 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{IOL3 = 2.0 mA} \end{array}$			0.4	V

P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, P142 to P144 do not

Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105 °C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/5)



Items	Symbol	Condit	ions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDD0				1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μA
	Іцнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVSS0				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	VI = VSS				-1	μA
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

(TA = -40 to +105 °C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)



### 35.3.2 Supply current characteristics

#### (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105  $^{\circ}C,~2.4~V \leq EVDD0 \leq VDD \leq 5.5~V,~VSS$  = EVSS0 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.4		mA
current		mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.4		
Note 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.1		1
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.1		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.2	9.3	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.2	9.3	
				·	Normal	VDD = 5.0 V		4.8	8.7	1
					operation	VDD = 3.0 V		4.8	8.7	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.1	7.3	1
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.1	7.3	
				fносо = 24 MHz,	Normal	VDD = 5.0 V		3.8	6.7	T I
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		3.8	6.7	
				fносо = 16 MHz,	Normal	VDD = 5.0 V		2.8	4.9	
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		2.8	4.9	
			HS (high-speed main)	, ,	Normal	Square wave input		3.3	5.7	mA
			mode Note 5	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.5	5.8	
				$f_{MX} = 20 \text{ MHz Note } 2$ ,	Normal	Square wave input		3.3	5.7	
				VDD = 3.0 V	operation	Resonator connection		3.5	5.8	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.0	3.4	
				VDD = 5.0 V operat	operation	Resonator connection		2.1	3.5	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.0	3.4	μA
				VDD = 3.0 V	operation	Resonator connection		2.1	3.5	
			Subsystem clock	fsue = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	
			operation	TA = -40 °C	operation	Resonator connection		4.7	6.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	
				T <sub>A</sub> = +25 °C	operation	Resonator connection		4.7	6.1	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		4.8	6.7	
				T <sub>A</sub> = +50 °C	operation	Resonator connection		4.8	6.7	-
				fsub = 32.768 kHz Note 4		Square wave input		4.8	7.5	
				TA = +70 °C	operation	Resonator connection		4.8	7.5	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9	
				T <sub>A</sub> = +85 °C	operation	Resonator connection		5.4	8.9	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		7.2	21.0	
				T <sub>A</sub> = +105 °C	operation	Resonator connection		7.3	21.1	

(Notes and Remarks are listed on the next page.)



(1/2)

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 V \le V DD \le 5.5 V @1 MHz$  to 32 MHz
  - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(1)	Flash ROM: 16 to 64 KB of 30- to 64-pin products	
-----	--	--

$(TA = -40 \text{ to } +105 \text{ °C}, 2.4 \text{ V} \le \text{EVDD0} \le \text{VDD} \le 5.5 \text{ V}, \text{VSS} = \text{EVSS0} = 0 \text{ V})$
--

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	4.36	mA
Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.80	4.36	
				fносо = 32 MHz,	VDD = 5.0 V		0.54	3.67	
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.54	3.67	
				fносо = 48 MHz,	VDD = 5.0 V		0.62	3.42	
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.62	3.42	
				fносо = 24 MHz,	VDD = 5.0 V		0.44	2.85	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.44	2.85	
					VDD = 5.0 V		0.40	2.08	
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.40	2.08	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	2.45	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.49	2.57	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.28	2.45	
				VDD = 3.0 V	Resonator connection		0.49	2.57	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.19	1.28	
				VDD = 5.0 V	Resonator connection		0.30	1.36	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	1.28	
				VDD = 3.0 V	Resonator connection		0.30	1.36	
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μΑ
			operation	fsub = 32.768 kHz <sup>Note 5</sup> , Ta = +25 °C	Resonator connection		0.44	0.76	
					Square wave input		0.30	0.57	
					Resonator connection		0.49	0.76	
					Square wave input		0.36	1.17	
				TA = +50 °C	Resonator connection		0.59	1.36	
				fsub = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				TA = +70 °C	Resonator connection		0.72	2.16	
				fsub = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
				TA = +85 °C	Resonator connection		1.16	3.56	
				fsub = 32.768 kHz Note 5,	Square wave input		3.20	17.10	
				TA = +105 °C	Resonator connection		3.40	17.50	
	IDD3	STOP mode	TA = -40 °C	·	·		0.18	0.51	μA
	Note 6	Note 8	TA = +25 °C				0.24	0.51	1
			TA = +50 °C				0.29	1.10	
			T <sub>A</sub> = +70 °C				0.41	1.90	]
			TA = +85 °C				0.90	3.30	
			TA = +105 °C				3.10	17.00	

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
  - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25 °C



		••, =	$\mathbf{V} \leq \mathbf{EVDD0} = \mathbf{EVDD}$		- = 1 000		i			(1/2)
Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.6		mA
current Note 1		mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6		
Note				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.3		
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.3		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.8	10.9	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.8	10.9	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.4	10.3	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	10.3	
				fносо = 48 MHz,	Normal VDD =	VDD = 5.0 V		4.5	8.2	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.5	8.2	
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.2	7.8	
					operation	VDD = 3.0 V		4.2	7.8	
				fносо = 16 MHz,	Normal	VDD = 5.0 V		3.1	5.6	
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		3.1	5.6	
			HS (high-speed main) mode <sup>Note 5</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal	Square wave input		3.7	6.6	mA
					operation	Resonator connection		3.9	6.7	
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation Normal operation	Square wave input		3.7	6.6	
						Resonator connection		3.9	6.7	-
						Square wave input		2.2	3.9	
						Resonator connection		2.3	4.0	
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.2	3.9	
				VDD = 3.0 V	operation	Resonator connection		2.3	4.0	
			Subsystem clock	fsue = 32.768 kHz Note 4	Normal Square wave input			5.0	7.1	μA
			operation	TA = -40 °C	operation	Resonator connection		5.0	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.0	7.1	
				TA = +25 °C	operation	Resonator connection		5.0	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	
				TA = +50 °C	operation	Resonator connection		5.1	8.8	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	
				TA = +70 °C	operation	Resonator connection		5.5	10.5	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5	
				TA = +85 °C	operation	Resonator connection		6.5	14.5	-
				fsue = 32.768 kHz Note 4	Normal	Square wave input		13.0	58.0	
				TA = +105 °C	operation	Resonator connection		13.0	58.0	1

### (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

#### (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{@}1} \text{ MHz to } 32 \text{ MHz}$ 

2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz

Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25 °C



TA = -40 to		•, =: • =		;					(2/2
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fhoco = 64 MHz,	VDD = 5.0 V		0.88	4.86	mA
urrent Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.88	4.86	
				fносо = 32 MHz,	VDD = 5.0 V		0.62	4.17	
				fiн = 32 MHz Note 4	VDD = 3.0 V		0.62	4.17	
				fносо = 48 MHz,	VDD = 5.0 V		0.68	3.82	
				fiн = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.68	3.82	
				fносо = 24 MHz,	VDD = 5.0 V		0.50	3.25	
				fiн = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.50	3.25	
				fносо = 16 MHz,	VDD = 5.0 V		0.44	2.28	
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.44	2.28	
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.37	2.65	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.50	2.77	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.37	2.65	
				VDD = 3.0 V	Resonator connection		0.50	2.77	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	1.36	1
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.30	1.46	
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	1.36	
				VDD = 3.0 V	Resonator connection		0.30	1.46	
			Subsystem clock	fs∪в = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.28	0.66	μA
			operation	TA = -40 °C fsub = 32.768 kHz <sup>Note 5</sup> , TA = +25 °C	Resonator connection		0.47	0.85	-
					Square wave input		0.34	0.66	
					Resonator connection		0.53	0.85	
				fsue = 32.768 kHz Note 5,	Square wave input		0.37	2.35	
				T <sub>A</sub> = +50 °C	Resonator connection		0.56	2.54	
				fsue = 32.768 kHz Note 5,	Square wave input		0.61	4.08	
				T <sub>A</sub> = +70 °C	Resonator connection		0.80	4.27	-
				fsue = 32.768 kHz Note 5,	Square wave input		1.55	8.09	-
				TA = +85 °C	Resonator connection		1.74	8.28	-
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		6.00	51.00	-
				$T_A = +105 \ ^{\circ}C$	Resonator connection		6.00	51.00	
	IDD3	STOP mode	TA = -40 °C				0.19	0.57	μ/
	Note 6	Note 8	TA = +25 °C				0.25	0.57	μu
			TA = +50 °C				0.23	2.26	1
			T <sub>A</sub> = +70 °C				0.52	3.99	-
			T <sub>A</sub> = +85 °C				1.46	8.00	-
			TA = +105 °C				5.50	50.00	-

#### (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
  - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25 °C



#### (3) Peripheral Functions (Common to all products)

#### (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I <sub>FIL</sub> Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operating current	I <sub>IT</sub> Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2, 5	fiL = 15 kHz			0.22		μA
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1		•		75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μA
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating current	I <sub>CMP</sub> Notes 1, 12, 13	V <sub>DD</sub> = 5.0 V, Regulator output voltage = 2.1 V	Window mode		12.5		μA
			Comparator high-speed mode		6.5		μA
			Comparator low-speed mode		1.7		μA
		V <sub>DD</sub> = 5.0 V, Regulator output voltage = 1.8 V	Window mode		8.0		μA
			Comparator high-speed mode		4.0		μA
			Comparator low-speed mode		1.3		μA
LVD operating current	ILVD Notes 1, 7				0.08		μA
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.



- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25 °C

#### 35.4 **AC Characteristics**

(TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)								(1/2
Items	Symbol		Conditions			TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсү	Main system clock (fMAIN) operation	HS (high-speed main) mode	$2.7~V \le V \text{DD} \le 5.5~V$	0.03125		1	μS
				$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	0.0625		1	μS
		Subsystem clock (fsub) operation		$2.4~V \leq V \text{DD} \leq 5.5~V$	28.5	30.5	31.3	μS
		In the self HS (high-spee programming mode	HS (high-speed main)	$2.7~V \leq V \text{DD} \leq 5.5~V$	0.03125		1	μS
			mode	$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μS
External system clock frequency	fEX	$2.7~V \leq V_{DD} \leq$	5.5 V		1.0		20.0	MHz
		$2.4~V \leq V_{DD} \leq$	2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock	texн, texL	$2.7~V \leq V_{DD} \leq$	5.5 V		24			ns
input high-level width, low-level width		$2.4~V \leq V \text{DD} \leq$	2.7 V		30			ns
	texнs, tex∟s				13.7			μS
TI00 to TI03, TI10 to	t⊤iн, t⊤i∟				1/fмск + 10			ns
TI13 input high-level width, low-level width					Note			
Timer RJ input cycle	fc	TRJIO		$2.7~V \leq EV \text{DD0} \leq 5.5~V$	100			ns
				$2.4~V \leq EV_{DD0} < 2.7~V$	300			ns
Timer RJ input high-	tтлн,	TRJIO		$2.7~V \leq EV \text{DD0} \leq 5.5~V$	40			ns
level width, low-level width	t⊤ji∟			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$	120			ns

**•** • • ×7. -/--40.1 

(4.10)

Note The following conditions are required for low voltage interface when EVDD0 < VDD  $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$ : MIN. 125 ns

Remark fмск: Timer array unit operation clock frequency (Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))



				/			(4) 4
Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтон, tто∟	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1		3/fclк			ns
Timer RD forced cutoff signal	r RD forced cutoff signal trosi∟ P130/INTP0 2MHz < fcLk ≤ 32 MHz		$2MHz < fclk \le 32 MHz$	1			μS
input low-level width			$f_{CLK} \leq 2 \; MHz$	1/fclk + 1			
Timer RG input high-level width, low-level width	tтGін, tтGі∟	TRGIOA, TRGIOB		2.5/fclk			ns
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz
TO10 to TO13,			$2.7 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRJIO0, TRJO0, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB output frequency			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	$4.0~V \leq EV \text{DD0} \leq 5.5~V$			16	MHz
frequency			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			8	MHz
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
Interrupt input high-level width, low-level width	tinth,	INTP0	$2.4~V \leq V \text{DD} \leq 5.5~V$	1			μS
	tintl	INTP1 to INTP11	$2.4~V \leq EV_{DD0} \leq 5.5~V$	1			μS
Key interrupt input low-level width	tkr	KR0 to KR7	$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	250			ns
RESET low-level width	trsl			10			μS


$T_{A} = 40$ to $\pm 105$ % $2.4$ V $\leq$ EVpps $=$ EVpp4 $\leq$ Vpp $\leq$ E E	I = E V c c c = E V c c t = 0 V V
TA = -40 to +105 °C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 \	/, v 33 = ⊑ v 330 = ⊑ v 331 = 0 v)

(2/2)



Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)




Supply voltage VDD [V]




AC Timing Test Points




External System Clock Timing




TI/TO Timing






TO00 to TO03, TO10 to TO13 TRJIO0, TRJO0, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB










### 35.5 Peripheral Functions Characteristics

AC Timing Test Points



### 35.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

#### $(Ta = -40 \text{ to } +105 \circ C, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

Parameter	Symbol	Conditions HS		HS (high-speed main) Mode		
			MIN.	MAX.		
Transfer rate Note 1		$2.4~V \leq EV_{DD0} \leq 5.5~V$		fMCK/12 Note 2	bps	
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 3$		2.6	Mbps	


 Note 1.
 Transfer rate in the SNOOZE mode is 4800 bps only. However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

 Note 2.
 The following conditions are required for low voltage interface when EVDD0 < VDD. 2.4 V ≤ EVDD0 < 2.7 V: MAX. 1.3 Mbps</td>


 Note 3.
 The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode: 32 MHz (2.7 V ≤ VDD ≤ 5.5 V)

- 16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)
- Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol		Conditions		HS (high-speed main) mode	
				MIN.	MAX.	
SCKp cycle time	tксү1	tkcy1 ≥ 4/fclk	$2.7~V \le E_{VDD0} \le 5.5~V$	250		ns
			$2.4~V \leq EV_{DD0} \leq 5.5~V$	500		ns
SCKp high-/low-level width	tkh1, tkl1 4.0 V ≤ EVDD0 ≤ 5.5 V		≤ 5.5 V	tксү1/2 - 24		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}}$	$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			ns
SIp setup time (to SCKp↑) Note 1	tsiĸ1	$4.0 V \le EV_{DD0}$	≤ 5.5 V	66		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}}$	≤ 5.5 V	66		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		113		ns
SIp hold time (from SCKp↑) Note 2	tksi1			38		ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF Note 4			50	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(1/2)

( ,		,		,		• •	
Parameter	Symbol	Cond	Conditions		HS (high-speed main) mode		
				MIN.	MAX.		
SCKp cycle time Note 5	tксү2	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	20 MHz < fмск	16/fмск		ns	
			fмск ≤ 20 MHz	12/fмск		ns	
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	16 MHz < fмск	16/fмск		ns	
			fмск ≤ 16 MHz	12/fмск		ns	
		$2.4~V \leq EV_{DD0} \leq 5.5~V$		12/fмск and 1000		ns	
SCKp high-/low-level width	tĸн₂, tĸ∟₂	$4.0~V \leq EV_{DD0} \leq 5.5~V$		tксү2/2 - 14		ns	
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tксү2/2 - 16		ns	
		$2.4~V \leq EV_{DD0} \leq 5.5~V$		tkcy2/2 - 36		ns	
SIp setup time (to SCKp↑) Note 1	tsıĸ2	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1/fмск + 40		ns	
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1/fмск + 60		ns	
SIp hold time (from SCKp <sup>↑</sup> ) Note 2	tksi2			1/fмск + 62		ns	
Delay time from SCKp↓ to SOp output Note 3	tkso2	C = 30 pF Note 4	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		2/fмск + 66	ns	
			$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$		2/fмск + 113	ns	

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))




## (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2) Parameter Symbol Conditions HS (high-speed main) mode Unit MIN. MAX. tssik DAPmn = 0  $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ 240 ns SSI00 setup time  $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ 400 ns DAPmn = 1 1/fмск + 240  $2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$ ns  $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ 1/fмск + 400 ns DAPmn = 0  $2.7~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$ 1/fмск + 240 SSI00 hold time ticssi ns 1/fмск + 400  $2.4~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$ ns DAPmn = 1  $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ 240 ns  $2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$ 400 ns

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

#### CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))

SCK00	SCK
SI00 RL78 microcontroller	SO User's device
SO00	SI
<u>SS100</u>	<u>sso</u>


Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)





## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



### (4) During communication at same potential (simplified I<sup>2</sup>C mode)

(TA = -40 to ±105 °C	2 / V < EVDD0 -		V, VSS = EVSS0 = EVSS1 = 0 V
(1A = -40 10 + 105 C)	', Z.4 V ≤ ⊑VDDU =	= EVDD1 \see VDD \see 3.3 V	$(, v_{33} = \Box v_{330} = \Box v_{331} = U v)$

Parameter	Symbol	Conditions	HS (high-speed	main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$		400 Note 1	kHz
		$\begin{array}{l} 2.4 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$\begin{array}{l} 2.4 V \leq EV_{DD0} \leq 5.5 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 3 \; k\Omega \end{array}$	4600		ns
Hold time when SCLr = "H"	tнigн	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ C_{b} \texttt{=} 100 \ pF, \ R_{b} \texttt{=} 3 \ k\Omega \end{array}$	4600		ns
Data setup time (reception)	tsu: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1/f <sub>MCK</sub> + 220 Note 2		ns
		$\begin{array}{l} 2.4V \leq EV_{DD0} \leq 5.5 \; V, \\ C_{b} \texttt{=} \; 100 \; pF, \; R_{b} \texttt{=} \; 3 \; k\Omega \end{array}$	1/fMCK + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	770	ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 3 \; k\Omega \end{array}$	0	1420	ns

**Note 1.** The value must also be equal to or less than fMCK/4.


**Note 2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).


(Remarks are listed on the next page.)



## Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- Remark 1.  $Rb[\Omega]$ : Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance
- Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14),
- h: POM number (h = 0, 1, 3 to 5, 7, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### $(Ta = -40 \text{ to } +105 \circ C, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(1/2)

				-		•
Parameter	Symbol		Conditions	HS (high-s	speed main) mode	Unit
				MIN.	MAX.	
Transfer rate	red	-	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		f <sub>MCK</sub> /12 Note 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK}$ = $f_{CLK}$ Note 3		2.6	Mbps
			$ \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array} $		fмск/12 Note 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK}$ = $f_{CLK}$ Note 3		2.6	Mbps
			$ \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array} $		f <sub>MCK</sub> /12 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

**Note 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

**Note 2.** The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4~V \leq EV_{DD0} < 2.7~V$ : MAX. 1.3 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode:  $32 \text{ MHz} (2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$ 

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Remark 1. Vb [V]: Communication line voltage
- **Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### $(TA = -40 \text{ to } +105 \text{ °C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{ Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/2)

Parameter	Symbol		Conditions	HS (high-speed main) mode		Unit
					MAX.	
Transfer rate		transmission			Note 1	bps
		Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$ , $V_b$ = 2.7 V		2.6 Note 2	Mbps	
				Note 3	bps	
		Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 k $\Omega$ , $V_b$ = 2.3 V		1.2 Note 4	Mbps	
			$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Note 5	bps
		Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 k $\Omega$ , $V_b$ = 1.6 V		0.43 Note 6	Mbps	

**Note 1.** The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  EVDD0  $\leq$  5.5 V and 2.7 V  $\leq$  Vb  $\leq$  4.0 V

Baud rate error (theoretical value) =

$$\frac{1}{\text{Transfer rate} \times 2} - \{-Cb \times Rb \times \ln(1 - \frac{2.2}{Vb})\}$$

$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

22

\* This value is the theoretical value of the relative difference between the transmission and reception sides

1

- Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.
  - Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

1

**Note 3.** The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EVDD0 < 4.0 V and 2.3 V  $\leq$  Vb  $\leq$  2.7 V

Maximum transfer rate =

ate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

Baud rate error (theoretical value) =

e) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times 100 \, [\%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



- RL78/G14
  - **Note 5.** The smaller maximum transfer rate derived by using fMcK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  EVDD0 < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}} \times 100 [\%]$$


\* This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 6.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)




## UART mode connection diagram (during communication at different potential)



## UART mode bit width (during communication at different potential) (reference)





**Remark 1.**  $Rb[\Omega]$ : Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

- m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol		DD ≤ <b>5.5 V, VSS = EVSS0</b> = Conditions	HS (high-speed main) mode		(1/3) Unit
				MIN.	MAX.	
SCKp cycle time	tkCY1	tκcγ1 ≥ 4/fc∟κ		600		ns
			$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1000		ns
			$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	2300		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		tксү1/2 - 150		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		tксү1/2 - 340		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3 \\ 1.6 \ V \leq V_b \leq 2.0 \ V \\ C_b = 30 \ pF, \ R_b = 3 \end{array}$	Ι,	tксү1/2 - 916		ns
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5 \\ 2.7 \; V \leq V_b \leq 4.0 \; V \\ C_b = 30 \; pF, \; R_b = 7 \end{array}$	Ι,	tксү1/2 - 24		ns
		$\begin{array}{c} 2.7 \ V \leq EV_{DD0} < 4\\ 2.3 \ V \leq V_b \leq 2.7 \ V\\ C_b = 30 \ pF, \ R_b = 2\end{array}$	Ι,	tксү1/2 - 36		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}_{b}$ $C_{b} = 30 \text{ pF}, R_{b} = 3$	Ι,	tkcy1/2 - 100		ns

output) (Ta = -40 to +105 °C, 2.4 V ≤ EVD00 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(Remarks are listed two pages after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) <sup>Note</sup>	tsıĸı		162		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	354		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	958		ns
SIp hold time (from SCKp↑) <sup>Note</sup>	tksi1		38		ns
		$\label{eq:VDD0} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	38		ns
		$\label{eq:VDD0} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↓ to SOp output <sup>Note</sup>	tkso1			200	ns
		$\begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		390	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		966	ns

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note</sup>	tsik1		88		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	88		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	220		ns
SIp hold time (from SCKp↓) <sup>Note</sup>	tksi1		38		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	38		ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↑ to SOp output <sup>Note</sup>	tkso1			50	ns
		$\label{eq:VDD} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		50	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		50	ns


**Note** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Remarks are listed on the next page.)




Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

## CSI mode connection diagram (during communication at different potential





- **Remark 5.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 6. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 7. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 8. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.





## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

1	(TA40 to +105 °C 2		< Vnn < 5 5 V Vss	= EVSS0 = EVSS1 = 0 V)
	(1A = -40 10 + 105 0, 2	$2.4 V \ge EVDDU = EVDDI$	$\geq$ VDD $\geq$ 3.3 V, V33	= EV330 = EV331 = 0 V


Parameter	Symbol	Cor	nditions	HS (high-spee	ed main) mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 1	tксү2	$4.0~V \leq EV_{DD0} \leq 5.5~V,$	24 MHz < fмск	28/fмск		ns
		$2.7~V \leq V_b \leq 4.0~V$	$20 \text{ MHz} < f_{MCK} \leq 24 \text{ MHz}$	24/fмск		ns
			$8 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	20/fмск		ns
			$4 \text{ MHz} < f_{MCK} \leq 8 \text{ MHz}$	16/fмск		ns
			fмск $\leq$ 4 MHz	12/fмск		ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V,$	24 MHz < fмск	40/fмск		ns
		$2.3~V \leq V_b \leq 2.7~V$	$20 \text{ MHz} < f_{MCK} \leq 24 \text{ MHz}$	32/fмск		ns
			$16 \; MHz < f_{MCK} \leq 20 \; MHz$	28/fмск		ns
			$8 \text{ MHz} < f_{MCK} \le 16 \text{ MHz}$	24/fмск		ns
			$4 \text{ MHz} < f_{MCK} \leq 8 \text{ MHz}$	16/fмск		ns
			fмск $\leq$ 4 MHz	12/fмск		ns
		$2.4~V \leq EV_{DD0} < 3.3~V,$	24 MHz < fмск	96/fмск		ns
		$1.6~V \leq V_b \leq 2.0~V$	$20 \text{ MHz} < f_{MCK} \leq 24 \text{ MHz}$	МHz < fмск ≤ 24 MHz 72/fмск		ns
			$16 \; MHz < f_{MCK} \le 20 \; MHz$	64/fмск		ns
			$8 \text{ MHz} < f_{MCK} \le 16 \text{ MHz}$	52/fмск		ns
			$4 \text{ MHz} < f_{MCK} \leq 8 \text{ MHz}$	32/fмск		ns
			fмск $\leq$ 4 MHz	20/fмск		ns
SCKp high-/low-level	tkh2, tkl2	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \text{ 2}.$	$7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V}$	tkcy2/2 - 24		ns
width		$2.7 \text{ V} \le EV_{DD0} < 4.0 \text{ V}, 2.$	$3~V \leq V_b \leq 2.7~V$	tkcy2/2 - 36		ns
		$2.4 \text{ V} \le EV_{DD0} < 3.3 \text{ V}, 1.$	$6 \text{ V} \leq V_b \leq 2.0 \text{ V}$	tксү2/2 - 100		ns
SIp setup time	tsik2	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \text{ 2}.$	$7~V \le V_b \le 4.0~V$	1/fмск + 40		ns
(to SCKp↑) Note 2		$2.7 \text{ V} \leq EV_{\text{DD0}} \leq 4.0 \text{ V}, \text{ 2}.$	$3~V \leq V_b \leq 2.7~V$	1/fмск + 40		ns
		$2.4~V \leq EV_{DD0} \leq 3.3~V,~1.$	$6 \text{ V} \leq V_b \leq 2.0 \text{ V}$	1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 3	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output <sup>Note 4</sup>	tkso2	$\begin{array}{l} 4.0 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \ 2. \\ C_{\text{b}} = 30 \ \text{pF}, \ \text{R}_{\text{b}} = 1.4 \ \text{k}\Omega \end{array}$	$7~V \leq V_b \leq 4.0~V,$		2/fмск + 240	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \ 2. \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	$3~V \leq V_b \leq 2.7~V,$		2/fмск + 428	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \ 1. \\ C_b = 30 \ pF, \ R_V = 5.5 \ k\Omega \end{array}$	$6~V \leq V_b \leq 2.0~V,$		2/fмск + 1146	ns

(Notes, Cautions, and Remarks are listed on the next page.)




- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin, and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (when 64- to 100-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


#### CSI mode connection diagram (during communication at different potential)




- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
   Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.







## CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



- **Remark 1.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.



## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

## (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	eed main) mode	Unit
	e jiiizei	Conditione	MIN.	MAX.	0
SCLr clock frequency	fsc∟			400 Note 1	kHz
		$\label{eq:Vb} \begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 Note 1	kHz
		$\begin{array}{l} \mbox{4.0 V} \leq EV_{DD0} \leq 5.5 \ \mbox{V}, \\ \mbox{2.7 V} \leq V_b \leq 4.0 \ \mbox{V}, \\ \mbox{C}_b \mbox{= 100 pF}, \ \mbox{R}_b \mbox{= 2.8 k} \Omega \end{array}$		100 Note 1	kHz
		$\label{eq:Vb} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		100 <sup>Note 1</sup>	kHz
		$\label{eq:Vb} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} \label{eq:2.1} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1200		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1200		ns
			4600		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	4600		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ p\text{F}, \ R_b = 5.5 \ k\Omega \end{array}$	4650		ns
Hold time when SCLr = "H"	tніgн		620		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$	500		ns
			2700		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 100 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$	2400		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ p\text{F}, \ R_b = 5.5 \ k\Omega \end{array}$	1830		ns



#### (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(T <sub>A</sub> = -40 to ±105 °C	$2.4 V \leq EVDD0 = EVDD1$	< Vnn < 5 5 V Vee -	$- FV_{990} - FV_{991} - 0 V$
11A = -4010 + 103			= LV330 = LV331 = VV1

(2/2)

Parameter	Symbol	Conditions	HS (high-speed m	ain) mode	Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/fMCK + 340 Note 2		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq E V_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/f <sub>MCK</sub> + 340 Note 2		ns
			1/f <sub>MCK</sub> + 760 Note 2		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/f <sub>MCK</sub> + 760 Note 2		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq E V_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1/f <sub>MCK</sub> + 570 Note 2		ns
Data hold time (transmission)	thd:dat		0	770	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	770	ns
			0	1420	ns
		$\begin{array}{l} 2.7 \; V \leq E V_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	1420	ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	0	1215	ns

**Note 1.** The value must also be equal to or less than fMCK/4.


Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (When 30- to 52-pin products)/EVDD tolerance (When 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)



# 35.5.2 Serial interface IICA

#### (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS	3 (high-sp	eed main) i	mode	Unit
			Standa	Standard mode Fast mod		mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fcLĸ ≥ 3.5 MHz	—	—	0	400	kHz
		Standard mode: fcLK ≥ 1 MHz	0	100		—	kHz
Setup time of restart condition	tsu: STA		4.7		0.6		μS
Hold time Note 1	thd: STA		4.0		0.6		μS
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μS
Data setup time (reception)	tsu: dat		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μS
Setup time of stop condition	tsu: sto		4.0		0.6		μS
Bus-free time	<b>t</b> BUF		4.7		1.3		μS

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

#### **IICA** serial transfer timing



Remark n = 0, 1



# 35.6 Analog Characteristics

# 35.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = Vss	Reference voltage (+) = V <sub>BGR</sub> Reference voltage (-)= AV <sub>REFM</sub>
ANI0 to ANI14	Refer to 35.6.1 (1).	Refer to 35.6.1 (3).	Refer to 35.6.1 (4).
ANI16 to ANI20	Refer to 35.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to <b>35.6.1 (1)</b> .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105 °C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \le AV_{\text{REFP}} \le 5.5~V$		1.2	±3.5	LSB
Conversion time	tCONV	10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μS
		Target pin: ANI2 to ANI14	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \le V_{DD} \le 5.5~V$	17		39	μS
		10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.375		39	μS
		Target pin: Internal reference voltage, and temperature sensor output	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μS
		voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \le AV_{REFP} \le 5.5~V$			±0.25	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \le AV_{REFP} \le 5.5~V$			±0.25	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \le AV_{REFP} \le 5.5~V$			±1.5	LSB
Analog input voltage	VAIN	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed n	nain) mode)	\	/ <sub>BGR</sub> Note	4	V
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed n	nain) mode)	VT	MPS25 No	te 4	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

 Note 3.
 When AVREFP < VDD, the MAX. values are as follows.</th>

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = Vbb.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = Vbb.

 Note 4.
 Refer to 35.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



## (2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit		
Resolution	RES			8		10	bit	
Overall error Note 1	AINL	10-bit resolution EVDD0 ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$		1.2	±5.0	LSB	
Conversion time	tconv	10-bit resolution	$3.6~V \leq V \text{DD} \leq 5.5~V$	2.125		39	μS	
		Target ANI pin: ANI16 to ANI20	Target ANI pin: ANI16 to ANI20 $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	$2.7~V \leq V \text{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μS	
Zero-scale error Notes 1, 2	Ezs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V~\leq AV_{\text{REFP}} \leq 5.5~V$			±0.35	%FSR	
Full-scale error Notes 1, 2	Efs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±0.35	%FSR	
Integral linearity error Note 1	ILE	10-bit resolution EVDD0 ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±3.5	LSB	
Differential linearity error Note 1	DLE	10-bit resolution EVDD0 ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±2.0	LSB	
Analog input voltage	VAIN	ANI16 to ANI20	·	0		AVREFP and EVDD0	V	

## (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, 2.4 V $\leq$ AVREFP $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = EVss1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When  $EVDD0 \le AVREFP \le VDD$ , the MAX. values are as follows.

	Overall error:	Add ±1.0 LSB to the MAX. value when AVREFP = VDD.
	Zero-scale error/Full-scale error:	Add ±0.05%FSR to the MAX. value when AVREFP = VDD.
	Integral linearity error/ Differential linearity error:	Add ±0.5 LSB to the MAX. value when AVREFP = VDD.
Note 4.	When AVREFP < EVDD0 $\leq$ VDD, the MAX. values a	are as follows.
	Overall error:	Add ±4.0 LSB to the MAX. value when AVREFP = VDD.
		Add to $200/ \text{FCD}$ to the MAX value when $A/\text{FCD} = 1/\text{FC}$

Zero-scale error/Full-scale error:

Add ±0.20%FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.



(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105 °C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

Parameter	Symbol	Conditions	Conditions MIN. TYP. MA				Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μS
		Target pin: ANI0 to ANI14, ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μS
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μS
		Target pin: internal reference voltage, and temperature sensor output voltage	but voltage $2.7 \vee \leq \vee \text{DD} \leq 5.5 \vee 3.5625$		39	μS	
		(HS (high-speed main) mode)	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μS
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI14		0		Vdd	V
		ANI16 to ANI20		0		EV <sub>DD0</sub>	V
		Internal reference voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) r	node)	```	/ <sub>BGR</sub> Note	3	V
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) r	node)	V	MPS25 Not	te 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 35.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

# (TA = -40 to +105 °C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, 1.6 V $\leq$ EVDD = EVDD1 $\leq$ VDD, Vss = EVsso = EVss1 = 0 V,

## Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Conditions MIN.		TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tCONV	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$	17		39	μS
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN		·	0		VBGR Note 3	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 35.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

**Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error:Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.Integral linearity error:Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.Differential linearity error:Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.



# 35.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25 °C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μS

(TA = -40 to +105 °C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = EVsso = EVss1 = 0 V, HS (high-speed main) mode)

# 35.6.3 D/A converter characteristics

## (TA = -40 to +105 °C, 2.4 V $\leq$ EVsso = EVss1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$2.4~V \leq V \text{DD} \leq 5.5~V$			±2.5	LSB
		Rload = 8 M $\Omega$	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Settling time	<b>t</b> SET	Cload = 20 pF	$2.7~V \leq V\text{DD} \leq 5.5~V$			3	μS
			$2.4~V \leq V_{DD} < 2.7~V$			6	μS



# 35.6.4 Comparator

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/µs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μS
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 VDD		V
Low-electric-potential reference voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр						μS
Internal reference voltage Note	VBGR	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{HS}$ (h	nigh-speed main) mode	1.38	1.45	1.50	V

(TA = -40 to +105 °C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note Not usable in sub-clock operation or STOP mode.


## 35.6.5 POR circuit characteristics

#### (TA = -40 to +105 °C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	VPDR	Power supply fall time Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	Tpw		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 35.4 AC Characteristics.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





# 35.6.6 LVD circuit characteristics

## (1) LVD Detection Voltage of Reset Mode and Interrupt Mode

## (TA = -40 to +105 $^{\circ}\text{C}, \, \text{VPDR} \leq \text{VDD} \leq 5.5 \text{ V}, \, \text{Vss}$ = 0 V)

Pa	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVD0	Power supply rise time	3.90	4.06	4.22	V
			Power supply fall time	3.83	3.98	4.13	V
		VLVD1	Power supply rise time	3.60	3.75	3.90	V
			Power supply fall time	3.53	3.67	3.81	V
		VLVD2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pulse wid	dth	t∟w		300			μS
Detection delay tin	ne					300	μS



## (2) LVD Detection Voltage of Interrupt & Reset Mode

Parameter	Symbol		Conditions					MAX.	Unit
Interrupt and	VLVDD0	VPOC2,	VPOC1, VPOC0 = 0, 1, 1, f	2.64	2.75	2.86	V		
reset mode	VLVDD1		LVIS1, LVIS0 = 1, 0 Rising release reset voltage				2.92	3.03	V
					Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2		LVIS1, LVIS0 = 0, 1 Rising release reset volta		Rising release reset voltage	2.90	3.02	3.14	V
					Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3		LVIS1, LVIS0 = 0, 0		Rising release reset voltage	3.90	4.06	4.22	V
					Falling interrupt voltage	3.83	3.98	4.13	V

## (TA = -40 to +105 °C, VPDR $\leq$ VDD $\leq$ 5.5 V, VSS = 0 V)

# 35.6.7 Power supply voltage rising slope characteristics

## $(TA = -40 \text{ to } +105 \circ \text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 35.4 AC Characteristics.




## 35.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.44 Note		5.5	V

(TA = -40 to +105 °C, Vss = 0V))

Note

The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



# 35.8 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +105 \ ^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditio	MIN.	TYP.	MAX.	Unit	
System clock frequency	fclk	$2.4~V \le V \text{DD} \le 5.5~V$	1		32	MHz	
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	TA = 85 °C	1,000			Times
Number of data flash rewrites		Retained for 1 year	TA = 25 °C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	TA = 85 °C	100,000			
		Retained for 20 years	TA = 85 °C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

# 35.9 Dedicated Flash Memory Programmer Communication (UART)


#### (TA = -40 to +105 °C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



# 35.10 Timing for Switching Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μS
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms





<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.

- tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
- tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (excluding the processing time of the firmware to control the flash memory)

