

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A ¹ E/A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RL78/G14 Descriptions in the Hardware User's Manual Rev. 3.20 Changed		Information Category	Technical Notification		
Applicable Product	RL78/G14 R5F104xxx	Lot No.	Reference Document	RL78/G14 User's Manual: Hardware Rev.3.20 R01UH0186EJ0320 (Jan. 2015)		
		All lots				

This document describes misstatements found in the RL78/G14 User's Manual: Hardware Rev.3.20 (R01UH0186EJ0320).

Corrections

Applicable Item	Applicable Page	Contents
2.1.1 30-pin (Code Flash Memory 16 KB to 64 KB)	Page 57	Incorrect descriptions revised
2.1.2 32-pin (Code Flash Memory 16 KB to 64 KB)	Page 59	Incorrect descriptions revised
2.1.3 36-pin (Code Flash Memory 16 KB to 64 KB)	Page 61	Incorrect descriptions revised
2.1.4 40-pin (Code Flash Memory 16 KB to 64 KB)	Page 63	Incorrect descriptions revised
2.1.5 44-pin (Code Flash Memory 16 KB to 64 KB)	Page 65	Incorrect descriptions revised
2.1.6 48-pin (Code Flash Memory 16 KB to 64 KB)	Page 67	Incorrect descriptions revised
2.1.7 52-pin (Code Flash Memory 16 KB to 64 KB)	Page 69	Incorrect descriptions revised
2.1.8 64-pin (Code Flash Memory 16 KB to 64 KB)	Page 71	Incorrect descriptions revised
2.1.9 30-pin (Code Flash Memory 96 KB to 256 KB)	Page 73	Incorrect descriptions revised
2.1.10 32-pin (Code Flash Memory 96 KB to 256 KB)	Page 75	Incorrect descriptions revised
2.1.11 36-pin (Code Flash Memory 96 KB to 256 KB)	Page 77	Incorrect descriptions revised
2.1.12 40-pin (Code Flash Memory 96 KB to 256 KB)	Page 79	Incorrect descriptions revised
2.1.13 44-pin (Code Flash Memory 96 KB to 256 KB)	Page 81	Incorrect descriptions revised
2.1.14 48-pin (Code Flash Memory 96 KB to 256 KB)	Page 83	Incorrect descriptions revised
2.1.15 52-pin (Code Flash Memory 96 KB to 256 KB)	Page 85	Incorrect descriptions revised
2.1.16 64-pin (Code Flash Memory 96 KB to 256 KB)	Page 87	Incorrect descriptions revised
2.1.17 80-pin	Page 89	Incorrect descriptions revised
2.1.18 100-pin	Page 91	Incorrect descriptions revised
2.4 Pin Block Diagrams Figure 2-8 Pin Block Diagram of Pin Type7-1-4	Page 107	Caution added
2.4 Pin Block Diagrams Figure 2-10 Pin Block Diagram of Pin Type7-1-8	Page 109	Caution added
2.4 Pin Block Diagrams Figure 2-12 Pin Block Diagram of Pin Type7-3-4	Page 111	Caution added
2.4 Pin Block Diagrams Figure 2-14 Pin Block Diagram of Pin Type7-6-8	Page 113	Caution added
2.4 Pin Block Diagrams Figure 2-15 Pin Block Diagram of Pin Type8-1-3	Page 114	Caution added
2.4 Pin Block Diagrams Figure 2-16 Pin Block Diagram of Pin Type8-1-4	Page 115	Caution added
2.4 Pin Block Diagrams Figure 2-17 Pin Block Diagram of Pin Type8-1-7	Page 116	Caution added
2.4 Pin Block Diagrams Figure 2-18 Pin Block Diagram of Pin Type8-1-8	Page 117	Caution added
2.4 Pin Block Diagrams Figure 2-19 Pin Block Diagram of Pin Type8-3-4	Page 118	Caution added
2.4 Pin Block Diagrams Figure 2-20 Pin Block Diagram of Pin Type8-6-6	Page 119	Caution added

2.4 Pin Block Diagrams Figure 2-21 Pin Block Diagram of Pin Type8-6-8	Page 120	Caution added
2.4 Pin Block Diagrams Figure 2-22 Pin Block Diagram of Pin Type12-1-2	Page 121	Incorrect descriptions revised
4.5.3 Register setting examples for used port and alternate functions Table 4-17 Setting Examples of Registers When Using P30 to P120 Pin Function (1/6)	Page225	Incorrect descriptions revised
8.3.9 Timer RD output control register (TRDOCR) Figure 8-12 Format of Timer RD output control register (TRDOCR)[Reset Synchronous PWM Mode, Complementary PWM Mode]	—	Specification added
8.3.11 Timer RD control register i (TRDCRi) (i = 0 or 1) Figure 8-18 Format of Timer RD control register 0 (TRDCR0) [Complementary PWM Mode]	Page 438	Incorrect descriptions revised
8.3.18 Timer RD counter i (TRDi) (i = 0 or 1) Figure 8 - 31 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Reset Synchronous PWM Mode and PWM3 Mode]	Page 454	Incorrect descriptions revised
8.3.18 Timer RD counter i (TRDi) (i = 0 or 1) Figure 8 - 32 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD0)]	Page 455	Incorrect descriptions revised
8.3.18 Timer RD counter i (TRDi) (i = 0 or 1) Figure 8 - 33 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD1)]	Page 455	Incorrect descriptions revised
8.5.4 Reset Synchronous PWM Mode Figure 8 - 56 Block Diagram of Reset Synchronous PWM Mode	Page 493	Incorrect descriptions revised
8.5.5 Complementary PWM Mode Figure 8 - 58 Block Diagram of Complementary PWM Mode	Page 497	Incorrect descriptions revised
35.3.2 Supply current characteristics (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products	Page1251,1253	Specification added

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.

Corrections in the User's Manual: Hardware

No.	Corrections and Applicable Items			Pages in this document for corrections
	Document No.	English	R01UH0186EJ0320	
1	2.1.1 30-pin (Code Flash Memory 16 KB to 64 KB)		Page 57	Page 4
2	2.1.2 32-pin (Code Flash Memory 16 KB to 64 KB)		Page 59	Page 4
3	2.1.3 36-pin (Code Flash Memory 16 KB to 64 KB)		Page 61	Page 5
4	2.1.4 40-pin (Code Flash Memory 16 KB to 64 KB)		Page 63	Page 5
5	2.1.5 44-pin (Code Flash Memory 16 KB to 64 KB)		Page 65	Page 6
6	2.1.6 48-pin (Code Flash Memory 16 KB to 64 KB)		Page 67	Page 6
7	2.1.7 52-pin (Code Flash Memory 16 KB to 64 KB)		Page 69	Page 7
8	2.1.8 64-pin (Code Flash Memory 16 KB to 64 KB)		Page 71	Page 7
9	2.1.9 30-pin (Code Flash Memory 96 KB to 256 KB)		Page 73	Page 8
10	2.1.10 32-pin (Code Flash Memory 96 KB to 256 KB)		Page 75	Page 8
11	2.1.11 36-pin (Code Flash Memory 96 KB to 256 KB)		Page 77	Page 9
12	2.1.12 40-pin (Code Flash Memory 96 KB to 256 KB)		Page 79	Page 9
13	2.1.13 44-pin (Code Flash Memory 96 KB to 256 KB)		Page 81	Page 10
14	2.1.14 48-pin (Code Flash Memory 96 KB to 256 KB)		Page 83	Page 10
15	2.1.15 52-pin (Code Flash Memory 96 KB to 256 KB)		Page 85	Page 11
16	2.1.16 64-pin (Code Flash Memory 96 KB to 256 KB)		Page 87	Page 11
17	2.1.17 80-pin		Page 89	Page 12
18	2.1.18 100-pin		Page 91	Page 13
19	2.4 Pin Block Diagrams Figure 2-8 Pin Block Diagram of Pin Type7-1-4		Page 107	Page 14
20	2.4 Pin Block Diagrams Figure 2-10 Pin Block Diagram of Pin Type7-1-8		Page 109	Page 15

21	2.4 Pin Block Diagrams Figure 2-12 Pin Block Diagram of Pin Type7-3-4	Page 111	Page 16
22	2.4 Pin Block Diagrams Figure 2-14 Pin Block Diagram of Pin Type7-6-8	Page 113	Page 17
23	2.4 Pin Block Diagrams Figure 2-15 Pin Block Diagram of Pin Type8-1-3	Page 114	Page 18
24	2.4 Pin Block Diagrams Figure 2-16 Pin Block Diagram of Pin Type8-1-4	Page 115	Page 19
25	2.4 Pin Block Diagrams Figure 2-17 Pin Block Diagram of Pin Type8-1-7	Page 116	Page 20
26	2.4 Pin Block Diagrams Figure 2-18 Pin Block Diagram of Pin Type8-1-8	Page 117	Page 21
27	2.4 Pin Block Diagrams Figure 2-19 Pin Block Diagram of Pin Type8-3-4	Page 118	Page 22
28	2.4 Pin Block Diagrams Figure 2-20 Pin Block Diagram of Pin Type8-6-6	Page 119	Page 23
29	2.4 Pin Block Diagrams Figure 2-21 Pin Block Diagram of Pin Type8-6-8	Page 120	Page 24
30	2.4 Pin Block Diagrams Figure 2-22 Pin Block Diagram of Pin Type12-1-2	Page 121	Page 25
31	4.5.3 Register setting examples for used port and alternate functions Table 4-17 Setting Examples of Registers When Using P30 to P120 Pin Function (1/6)	Page225	Page 26
32	8.3.9 Timer RD output control register (TRDOCR) Figure 8-12 Format of Timer RD output control register (TRDOCR)[Reset Synchronous PWM Mode, Complementary PWM Mode]	—	Page 27
33	8.3.11 Timer RD control register i (TRDCRi) (i = 0 or 1) Figure 8-18 Format of Timer RD control register 0 (TRDCR0) [Complementary PWM Mode]	Page 438	Page 28
34	8.3.18 Timer RD counter i (TRDi) (i = 0 or 1) Figure 8 - 31 Format of Timer RD counter i (TRDi) (i = 0 or 1)[Reset Synchronous PWM Mode and PWM3 Mode]	Page 454	Page 28
35	8.3.18 Timer RD counter i (TRDi) (i = 0 or 1) Figure 8 - 32 Format of Timer RD counter i (TRDi) (i = 0 or 1)[Complementary PWM Mode (TRD0)]	Page 455	Page 29
36	8.3.18 Timer RD counter i (TRDi) (i = 0 or 1) Figure 8 - 33 Format of Timer RD counter i (TRDi) (i = 0 or 1)[Complementary PWM Mode (TRD1)]	Page 455	Page 29
37	8.5.4 Reset Synchronous PWM Mode Figure 8 - 56 Block Diagram of Reset Synchronous PWM Mode	Page 493	Page 30
38	8.5.5 Complementary PWM Mode Figure 8 - 58 Block Diagram of Complementary PWM Mode	Page 497	Page 31
39	35.3.2 Supply current characteristics (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products	Page1251,1253	Page 32-34

Incorrect,OLD: Bold with underline; Correct,NEW: Gray hatched

Revision History

RL78/G14 User's Manual: Hardware Rev.3.10 Correction for Incorrect Description Notice

Document Number	Date	Description
TN-RL*-A060A/E	Apr. 21, 2016	First edition issued No.1 to 39 in corrections (This notice)

1. 2.1.1 30-pin (Code Flash Memory 16 KB to 64 KB)(Page 57)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 2-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 and P61 is N-ch open-drain output (6 V tolerance).
P61				SDAA0	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 2-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 and P61 is N-ch open-drain output (6 V tolerance).
P61				SDAA0	
(Omitted)					

2. 2.1.2 32-pin (Code Flash Memory 16 KB to 64 KB) (Page 59)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSI00	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSI00	
(Omitted)					

3. 2.1.3 36-pin (Code Flash Memory 16 KB to 64 KB) (Page 61)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}100$	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}100$	
(Omitted)					

4. 2.1.4 40-pin (Code Flash Memory 16 KB to 64 KB) (Page 63)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}100$	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}100$	
(Omitted)					

5. 2.1.5 44-pin (Code Flash Memory 16 KB to 64 KB) (Page 65)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

6. 2.1.6 48-pin (Code Flash Memory 16 KB to 64 KB) (Page 67)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

7. 2.1.7 52-pin (Code Flash Memory 16 KB to 64 KB) (Page 69)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				—	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				—	
(Omitted)					

8. 2.1.8 64-pin (Code Flash Memory 16 KB to 64 KB) (Page 71)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				—	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				—	
(Omitted)					

9. 2.1.9 30-pin (Code Flash Memory 96 KB to 256 KB)(Page 73)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 2-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 and P61 is N-ch open-drain output (6 V tolerance).
P61				SDAA0	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 2-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 and P61 is N-ch open-drain output (6 V tolerance).
P61				SDAA0	
(Omitted)					

10. 2.1.10 32-pin (Code Flash Memory 96 KB to 256 KB) (Page 75)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSI00	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSI00	
(Omitted)					

11. 2.1.11 36-pin (Code Flash Memory 96 KB to 64 KB) (Page 77)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SS100	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SS100	
(Omitted)					

12. 2.1.12 40-pin (Code Flash Memory 96 KB to 256 KB) (Page 79)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SS100	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 3-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P62 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SS100	
(Omitted)					

13. 2.1.13 44-pin (Code Flash Memory 96 KB to 256 KB) (Page 81)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

14. 2.1.14 48-pin (Code Flash Memory 96 KB to 256 KB) (Page 83)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				SSIO0	
P63				—	
(Omitted)					

15. 2.1.15 52-pin (Code Flash Memory 96 KB to 256 KB) (Page 85)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				–	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				–	
(Omitted)					

16. 2.1.16 64-pin (Code Flash Memory 96 KB to 256 KB) (Page 87)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				–	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 4-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance).
P61				SDAA0	
P62				$\overline{SS}I00$	
P63				–	
(Omitted)					

17. 2.1.17 80-pin (Page 89)

Pin Type revised

Incorrect:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 8-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at the input port.
P61				SDAA0	
P62				$\overline{\text{SSI00}}/\text{SCLA1}$	
P63				SDAA1	
P64	7-1-3			TI10/TO10	
P65				TI11/TO11	
P66				TI12/TO12	
P67				TI13/TO13	
(Omitted)					

Correct:

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 8-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at the input port.
P61				SDAA0	
P62				$\overline{\text{SSI00}}/\text{SCLA1}$	
P63				SDAA1	
P64	7-1-3			TI10/TO10	
P65				TI11/TO11	
P66				TI12/TO12	
P67				TI13/TO13	
(Omitted)					

18. 2.1.17 100-pin (Page 92)

Pin Type revised

Incorrect:


Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-2	I/O	Input port	SCLA0	Port 6. 8-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at the input port.
P61				SDAA0	
P62				$\overline{\text{SSI00}}/\text{SCLA1}$	
P63				SDAA1	
P64	7-1-3			TI10/TO10	
P65				TI11/TO11	
P66				TI12/TO12	
P67				TI13/TO13	
(Omitted)					

Correct:


Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
(Omitted)					
P60	12-1-5	I/O	Input port	SCLA0	Port 6. 8-bit I/O port. Input/output can be specified in 1-bit units. Output of P60 to P63 is N-ch open-drain output (6V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at the input port.
P61				SDAA0	
P62				$\overline{\text{SSI00}}/\text{SCLA1}$	
P63				SDAA1	
P64	7-1-3			TI10/TO10	
P65				TI11/TO11	
P66				TI12/TO12	
P67				TI13/TO13	
(Omitted)					

19. 2.4 Pin Block Diagrams

Figure 2-8 Pin Block Diagram of Pin Type7-1-4(Page 107)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit




Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

20. 2.4 Pin Block Diagrams


Figure 2-10 Pin Block Diagram of Pin Type7-1-8(Page 109)



Remark 1. Refer to 2.1 Port Functions for alternate functions.

Remark 2. SAU: Serial array unit

New:




Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Remark 1. Refer to 2.1 Port Functions for alternate functions.


Remark 2. SAU: Serial array unit

21. 2.4 Pin Block Diagrams

Figure 2-12 Pin Block Diagram of Pin Type7-3-4(Page 111)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit




Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).


Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

22. 2.4 Pin Block Diagrams

Figure 2-14 Pin Block Diagram of Pin Type7-3-4(Page 113)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
 Remark 2. SAU: Serial array unit




Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Remark 1. Refer to 2.1 Port Functions for alternate functions.
 Remark 2. SAU: Serial array unit

23. 2.4 Pin Block Diagrams


Figure 2-15 Pin Block Diagram of Pin Type8-1-3(Page 114)



Remark 1. Refer to **2.1 Port Functions** for alternate functions.

Remark 2. SAU: Serial array unit

New:




Caution Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remark 1. Refer to **2.1 Port Functions** for alternate functions.


Remark 2. SAU: Serial array unit

24. 2.4 Pin Block Diagrams

Figure 2-16 Pin Block Diagram of Pin Type8-1-4(Page 115)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
 Remark 2. SAU: Serial array unit




Caution 1. A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Caution 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remark 1. Refer to 2.1 Port Functions for alternate functions.
 Remark 2. SAU: Serial array unit


25. 2.4 Pin Block Diagrams

Figure 2-17 Pin Block Diagram of Pin Type8-1-7(Page 116)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

New:




Caution Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

26. 2.4 Pin Block Diagrams

Figure 2-18 Pin Block Diagram of Pin Type8-1-8(Page 117)


Old:



Remark 1. Refer to 2.1 Port Functions for alternate functions.

Remark 2. SAU: Serial array unit

New:



Caution 1. A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).


Caution 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remark 1. Refer to 2.1 Port Functions for alternate functions.


Remark 2. SAU: Serial array unit

27. 2.4 Pin Block Diagrams

Figure 2-19 Pin Block Diagram of Pin Type8-3-4(Page 118)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit




Caution 1. A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Caution 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.


Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

28. 2.4 Pin Block Diagrams

Figure 2-20 Pin Block Diagram of Pin Type8-6-6(Page 119)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit




Caution Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit


29. 2.4 Pin Block Diagrams

Figure 2-21 Pin Block Diagram of Pin Type8-6-8(Page 120)



Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

New:



Caution 1. A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Caution 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.


Remark 1. Refer to 2.1 Port Functions for alternate functions.
Remark 2. SAU: Serial array unit

30. 2.4 Pin Block Diagrams

Figure 2-22 Pin Block Diagram of Pin Type12-1-2(Page 121)

Incorrect:

Figure 2-22 Pin Block Diagram of Pin Type12-1-2




Remark 1. Refer to 2.1 Port Functions for alternate functions.

Remark 2. SAU: Serial array unit

Correct:

Figure 2-22 Pin Block Diagram of Pin Type12-1-5



Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is turned on when the pin is in output mode.

Remark 1. Refer to 2.1 Port Functions for alternate functions.

Remark 2. SAU: Serial array unit

31. 4.5.3 Register setting examples for used port and alternate functions

Table4-17 Setting Examples of Registers When Using P30 to P120 Pin Function (1/6)(Page 225)

Incorrect:

Pin name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin
	Function Name	I/O						SAU Output Function	Other Than SAU										
(Omitted)																			
P40	P40	Input	—	X	—	1	X	—	—	√	√	√	√	√	√	√	√	√	√
		Output	X	Q	—	0	0/1	—	—										
(Omitted)																			

Correct:

Pin name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin
	Function Name	I/O						SAU Output Function	Other Than SAU										
(Omitted)																			
P40	P40	Input	—	—	—	1	X	—	—	√	√	√	√	√	√	√	√	√	√
		Output	X	—	—	0	0/1	—	—										
(Omitted)																			


33. 8.3.11 Timer RD control register i (TRDCRi) (i = 0 or 1)

Figure8-18 Format of Timer RD control register 0 (TRDCR0)
[Complementary PWM Mode](page 438)

Incorrect:

~~Figure8-18 Format of Timer RD control register 0 (TRDCR0)~~
~~[Complementary PWM Mode]~~

~~Address: F0270H After Reset: 00H Note 1 R/W~~




34. 8.3.18 Timer RD counter i (TRDi) (i = 0 or 1)

Figure 8 - 31 Format of Timer RD counter i (TRDi) (i = 0 or 1)
[Reset Synchronous PWM Mode and PWM3 Mode](Page 454)

Incorrect:

~~Figure 8 - 31 Format of Timer RD counter i (TRDi) (i = 0 or 1)~~
~~[Reset Synchronous PWM Mode and PWM3 Mode]~~


~~Address: F0276H (TRD0), F0286H (TRD1) After Reset: 0000H Note R/W~~



Correct:

Figure8-19 Format of Timer RD control register i (TRDCRi) (i = 0 or 1)
 [Complementary PWM Mode]


Address: F0270H(TRDCR0), F0280H(TRDCR1) After Reset: 00H Note 1 R/W



Correct:

Figure 8 - 32 Format of Timer RD counter 0 (TRD0)
 [Reset Synchronous PWM Mode and PWM3 Mode]

Address: F0276H (TRD0) After Reset: 0000H Note R/W




35. 8.3.18 Timer RD counter i (TRDi) (i = 0 or 1)

Figure 8 - 32 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD0)] (Page 455)

Incorrect:

Figure 8 - 32 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD0)]

Address: ~~F0276H (TRD0), F0286H (TRD1)~~ After Reset: 0000H Note R/W




36. 8.3.18 Timer RD counter i (TRDi) (i = 0 or 1)

Figure 8 - 33 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD1)](Page 455)

Incorrect:

Figure 8 - 33 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD1)]


Address: ~~F0286H (TRD1)~~ After Reset: 0000H Note R/W



Correct:

Figure 8 - 33 Format of Timer RD counter 0 (TRD0) [Complementary PWM Mode (TRD0)]


Address: F0276H (TRD0) After Reset: 0000H Note R/W



Correct:

Figure 8 - 34 Format of Timer RD counter 1 (TRD1) [Complementary PWM Mode (TRD1)]


Address: F0286H (TRD1) After Reset: 0000H Note R/W



37. 8.5.4 Reset Synchronous PWM Mode


Figure 8 - 56 Block Diagram of Reset Synchronous PWM Mode (Page 493)

Incorrect:



INTTR0
Timer RD interrupt request 1

Correct:




INTTR0
Timer RD interrupt request 1


38. 8.5.5 Complementary PWM Mode

Figure 8 - 58 Block Diagram of Complementary PWM Mode (Page 497)

Incorrect:



Correct:



39. 35.3.2 Supply current characteristics

3) Flash ROM: 384 to 512 KB of 48- to 100-pin products
(Page1251,1253)

T.B.D value fixed

Old:

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
(Omitted)								
Supply current Note1	I _{DD1}	Operating mode Subsystem clock operation	f _{SUB} = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input	5.2	T.B.D	μA
					Resonator connection	5.2	T.B.D	
			f _{SUB} = 32.768 kHz Note 4 TA = +25°C	Normal operation	Square wave input	5.3	7.7	
					Resonator connection	5.3	7.7	
			f _{SUB} = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input	5.5	10.6	
					Resonator connection	5.5	10.6	
			f _{SUB} = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input	5.9	T.B.D	
					Resonator connection	6.0	T.B.D	
			f _{SUB} = 32.768 kHz Note 4 TA = +85°C	Normal operation	Square wave input	6.8	17.5	
					Resonator connection	6.9	17.5	
			f _{SUB} = 32.768 kHz Note 4 TA = +105°C	Normal operation	Square wave input	15.5	T.B.D	
					Resonator connection	15.5	T.B.D	

(Omitted)

New:

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
(Omitted)								
Supply current Note1	I _{DD1}	Operating mode Subsystem clock operation	f _{SUB} = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input	5.2	7.7	μA
					Resonator connection	5.2	7.7	
			f _{SUB} = 32.768 kHz Note 4 TA = +25°C	Normal operation	Square wave input	5.3	7.7	
					Resonator connection	5.3	7.7	
			f _{SUB} = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input	5.5	10.6	
					Resonator connection	5.5	10.6	
			f _{SUB} = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input	5.9	13.2	
					Resonator connection	6.0	13.2	
			f _{SUB} = 32.768 kHz Note 4 TA = +85°C	Normal operation	Square wave input	6.8	17.5	
					Resonator connection	6.9	17.5	
			f _{SUB} = 32.768 kHz Note 4 TA = +105°C	Normal operation	Square wave input	15.5	77.8	
					Resonator connection	15.5	77.8	

(Omitted)

Old:

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit			
Supply current Note1	I _{DD1} Note2	Halt mode	HS (high-speed main) mode Note7	f _{HOCO} = 64 MHz, f _{HIH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.93	1B.D	mA
				V _{DD} = 3.0 V		0.93	1B.D		
				f _{HOCO} = 32 MHz, f _{HIH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.5	1B.D	
				V _{DD} = 3.0 V		0.5	1B.D		
				f _{HOCO} = 48 MHz, f _{HIH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.72	1B.D	
				V _{DD} = 3.0 V		0.72	1B.D		
			f _{HOCO} = 24 MHz, f _{HIH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.42	1B.D		
			V _{DD} = 3.0 V		0.42	1B.D			
			f _{HOCO} = 16 MHz, f _{HIH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	1B.D		
			V _{DD} = 3.0 V		0.39	1B.D			
			HS (high-speed main) mode Note7	f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.31	1B.D	mA	
				Resonator connection	0.41	1B.D			
				f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input	0.31	1B.D		
				Resonator connection	0.41	1B.D			
				f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.21	1B.D		
				Resonator connection	0.26	1B.D			
				f _{MX} = 10 MHz Note 3, V _{DD} = 3.0 V	Square wave input	0.21	1B.D		
				Resonator connection	0.26	1B.D			
		Subsystem clock operation		f _{SUB} = 32.768 kHz Note 5, T _A = -40°C	Square wave input	0.31	1B.D		μA
				Resonator connection	0.50	1B.D			
				f _{SUB} = 32.768 kHz Note 5, T _A = +25°C	Square wave input	0.38	1B.D		
				Resonator connection	0.57	1B.D			
			f _{SUB} = 32.768 kHz Note 5, T _A = +50°C	Square wave input	0.47	1B.D			
			Resonator connection	0.70	1B.D				
			f _{SUB} = 32.768 kHz Note 5, T _A = +70°C	Square wave input	0.80	1B.D			
			Resonator connection	1.00	1B.D				

Continued on next page

New:

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit			
Supply current Note1	I _{DD1} Note2	Halt mode	HS (high-speed main) mode Note7	f _{HOCO} = 64 MHz, f _{HIH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.93	5.16	mA
				V _{DD} = 3.0 V		0.93	5.16		
				f _{HOCO} = 32 MHz, f _{HIH} = 32 MHz Note 4	V _{DD} = 5.0 V		0.5	4.47	
				V _{DD} = 3.0 V		0.5	4.47		
				f _{HOCO} = 48 MHz, f _{HIH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.72	4.08	
				V _{DD} = 3.0 V		0.72	4.08		
			f _{HOCO} = 24 MHz, f _{HIH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.42	3.51		
			V _{DD} = 3.0 V		0.42	3.51			
			f _{HOCO} = 16 MHz, f _{HIH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.39	2.38		
			V _{DD} = 3.0 V		0.39	2.38			
			HS (high-speed main) mode Note7	f _{MX} = 20 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.31	2.83	mA	
				Resonator connection	0.41	2.92			
				f _{MX} = 20 MHz Note 3, V _{DD} = 3.0 V	Square wave input	0.31	2.83		
				Resonator connection	0.41	2.92			
				f _{MX} = 10 MHz Note 3, V _{DD} = 5.0 V	Square wave input	0.21	1.46		
				Resonator connection	0.26	1.57			
				f _{MX} = 10 MHz Note 3, V _{DD} = 3.0 V	Square wave input	0.21	1.46		
				Resonator connection	0.26	1.57			
		Subsystem clock operation		f _{SUB} = 32.768 kHz Note 5, T _A = -40°C	Square wave input	0.31	0.76		μA
				Resonator connection	0.50	0.95			
				f _{SUB} = 32.768 kHz Note 5, T _A = +25°C	Square wave input	0.38	0.76		
				Resonator connection	0.57	0.95			
			f _{SUB} = 32.768 kHz Note 5, T _A = +50°C	Square wave input	0.47	3.59			
			Resonator connection	0.70	3.78				
			f _{SUB} = 32.768 kHz Note 5, T _A = +70°C	Square wave input	0.80	6.20			
			Resonator connection	1.00	6.39				

Continued on next page

Old:

Supply current Note1	IDD3 Note6	STOP MODE Note8	TA = -40°C	0.19	I.B.D	μA
			TA = +25°C	0.30	I.B.D	
			TA = +50°C	0.41	I.B.D	
			TA = +70°C	0.80	I.B.D	
			TA = +85°C	1.53	I.B.D	
			TA = +105°C	6.50	I.B.D	
			(Omitted)			

New:

Supply current Note1	IDD3 Note6	STOP MODE Note8	TA = -40°C	0.19	0.63	μA
			TA = +25°C	0.30	0.63	
			TA = +50°C	0.41	3.47	
			TA = +70°C	0.80	6.08	
			TA = +85°C	1.53	10.44	
			TA = +105°C	6.50	67.14	
			(Omitted)			