Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Date: Mar.10.2009

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Product Category	MPU&MCU		Document No.	TN-H8*-A407A/E	Rev.	1.00		
Title	Correction of errors in the H8SX/1658R and H8SX/1658M Group Hardware Manual		Information Category	Technical Notification				
Applicable Product		Lot No.						
	H8SX/1658R and H8SX/1658M Group	All lots	Reference Document	H8SX/1658R Group, F Group Hardware Man (REJ09B0413-0200)		8M		

We would like to inform you of the correction of errors in the above listed hardware manuals. Please refer to the following for details.

<Corrections>

Section7 Interrupt Controller

Deletion of DTCERG, and DTCERH

(1) Page 156, 7.6.5 DTC and DMAC Activation by Interrupt

[Before Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

- Description omitted (no changes) -

[After Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to **DTCERF** of the DTC.

- Description omitted (no changes) -



(2) Page 157, 7.6.5 DTC and DMAC Activation by Interrupt
[Before Change] (3) Operation Order - Description omitted (no changes) —
Table 7.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the DISEL bit in MRB of the DTC.
[After Change] (3) Operation Order - Description omitted (no changes) —
Table 7.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERF of the DTC, and the DISEL bit in MRB of the DTC.



Section 13 I/O Ports

(1) Page 510, table 13.2

[Before Change]

	Number of			Re	egisters		ODR								
Port	Pins	DDR	DR	PORT	ICR	PCR	ODR								
Ports 1 to 5			Descript	ion omitted (n	o changes	s) –									
Port 6	6	0	0	0	0	_	_								
Port A	8	0	0	0	0	_	_								
Port B	4	0	0	0	0	_	_								
Ports D*1 to E*1			Descript	ion omitted (n	o changes	s) —									
Port F	5	0	0	0	0	0	0								
Ports H to K*2			Descript	ion omitted (n	o changes	s) —									
Port M	5	0	0	0	0	_	_								

[Legend]

O: Register exists

: No register exists

Notes: 1. Do not access port D or E registers when PCJKE = 1.

2. Do not access port J or K registers when PCJKE = 0.

[After Change]

	Number of			Re	gisters		
Port	Pins	DDR	DR	PORT	ICR	PCR	ODR
Ports 1 to 5			Descript	ion omitted (n	o changes	s) –	
Port 6*3	6	0	0	0	0	_	_
Port A	8	0	0	0	0		_
Port B*4	4	0	0	0	0	_	_
Ports D*1 to E*1			Descript	ion omitted (n	o changes	s) –	
Port F*5	5	0	0	0	0	0	0
Ports H to K* ²			Descript	ion omitted (n	o changes	s) –	
Port M*6	5	0	0	0	0	_	_

[Legend]

O: Register exists

-: No register exists

Notes: 1. Do not access port D or E registers when PCJKE = 1.

- 2. Do not access port J or K registers when PCJKE = 0.
- 3. For port 6, only the six lower-order bits are valid (the two higher-order bits are reserved). The write value should always be the initial value.
- 4. For port B, only the four lower-order bits are valid (the four higher-order bits are reserved). The write value should always be the initial value.
- 5. For port F, only the five lower-order bits are valid (the three higher-order bits are reserved). The write value should always be the initial value.
- 6. For port M, only the five lower-order bits are valid (the three higher-order bits are reserved). The write value should always be the initial value.

Section 21 A/D Converter

 $(1) \ Page 984, table 21.3 \ A/D \ Conversion \ Characteristics \ (EXCKS1 = 0), Table \ 21.4 \ A/D \ Conversion \ Characteristics \ (EXCKS1 = 1) \ A/D \ Conversion \ (EXCKS1 = 1)$

Unit 1)

[Before Change]

Table 21.3 A/D Conversion Characteristics (EXCKS1 = 0)

		CKS1=0						CKS1=1					
		CKS=0				CKS=	1		CKS=	0		CKS=	1
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay time	t _D	4	_	14	4	_	10	4	_	8	3	_	7
Input sampling time	t _{SPL}	_	312	_	_	156		_	78	_	_	39	_
A/D conversion time	t _{CONV}	518		528	262	_	268	134	_	138	69	_	73

Table 21.4 A/D Conversion Characteristics (EXCKS1 = 1: Unit 1)

				CKS	S1=0					CKS	CKS1=1			
		CKS=0)		CKS=1	I		CKS=0)		CKS=1		
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
A/D conversion start delay time	t_D	4	_	14	4	_	10	4	_	8	3	_	7	
Input sampling time	t _{SPL}	_	120	_	_	60	_	_	30	_	_	15		
A/D conversion time	t _{CONV}	326		336	166		172	86	_	90	45	_	49	

[After Change]

Table 21.3 A/D Conversion Characteristics (Unit 0)

			CKS1=0					CKS1=1					
			CKS0=0 CKS0=1			CKS0=	0	CKS0=1		1			
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay time	t_D	3	_	14	3	_	10	3	_	8	3	_	7
Input sampling time	t _{SPL}	_	312	_	_	156	_	_	78	_	_	39	
A/D conversion time	t _{CONV}	517	_	528	261	_	268	133		138	69	_	73

Table 21.4.1 A/D Conversion Characteristics (Unit 1: EXCKS = 0)

				CKS	S1=0					CKS	1=1		
		CKS0=0 CKS0=1 CKS0=0		0	CKS0=1		1						
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay time	t _D	4	_	14	4	_	10	4	_	8	4	_	7
Input sampling time	t _{SPL}	_	312	_	_	156	_	_	78	_	_	39	_
A/D conversion time	t _{CONV}	518	_	528	262	_	268	134	_	138	70	_	73

Table 21.4.2 A/D Conversion Characteristics (Unit 1: EXCKS = 1)

		CKS1=0							CKS	S1=1			
		CKS0=0			(CKS0=1			CKS0=0			CKS0=1	
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.
A/D conversion start delay time	t _D	4	_	14	4	_	10	4	_	8	4	_	7
Input sampling time	t _{SPL}	_	120	_	_	60	_	_	30	_	_	15	
A/D conversion time	t _{CONV}	326	_	336	166	_	172	86	_	90	46	_	49

-	23.2 0		eristics (<i>-</i>)					
[Before Change]									
Item			Syml	hol	Min.	Тур.	Max.	Unit	Test Conditions
Tree-state	Porte	s 1,2, 3, 6	Cylill	JJ1			omitted (no		
leakage current (off state)		F,H to K,M						- Traingeo,	
[After Change]									.
Item			Syml	bol	Min.	Тур.	Max.	Unit	Test Conditions
Tree-state leakage current (off state)		s 1,2,6, A,B , F,H to K,M			– De		omitted (no	changes)	_
(2) Page1255, table2	29.4 D	C Characte	eristics (2)					
[Before Change]									Test
Item			Syml	bol	Min.	Тур.	Max.	Unit	Conditions
Tree-state leakage current (off state)		s 1,2,6,A,B, F,H ,I,J,K,N			– D€	escription	omitted (no	changes)	
[After Change]									Test
Item			Syml	bol	Min.	Тур.	Max.	Unit	Conditions
Tree-state leakage current (off state)		s 1,2,6, A,B , F,H to K,M	1		– De	escription	omitted (no	changes)	-
(3) Page1263, table2 [Before Change]	29.8 B	Bus Timing	(1)						
							Test		
Read data access (from address)4	time	Symbol t _{AA4}	Min.	2.5	ix. i x t _{cyc} - 20	Unit) ns	Condition — Des		nitted (no changes)
[After Change]							Tool		
Item		Symbol	Min.	Ма	ıX.	Unit	Test Condition	ons	
Read data access	4:	t _{AA4}		2.5	x t _{cyc} - 20) ns			nitted (no changes)