## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



Date: May.09.2006

## RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan RenesasTechnology Corp.

Product Category	MPU&MCU		Document No.	TN-H8*-A333A/E	Rev.	1.00
Title	About the SCI3 specification change.		Information Category	Technical Notification		
Applicable Product	Please refer to the target product of the text description.	Lot No.	Reference Document	Please refer to the tar text description.	get produ	uct of the

The target product that the following show deletes the multiprocessor communication function of SCI3 from the specification.

< Target product manual>

H8/38086R Group Hardware Manual (REJ09B0182-0200)

H8/38076R Group Hardware Manual (REJ09B0093-0300)

H8/38024,H8/38024S,H8/38024R,H8/38124 Group Hardware Manual (REJ09B0042-0700)

H8/3887 Series Hardware Manual (ADE-602-151A)

H8/3867 Series Hardware Manual (ADE-602-142B)

H8/3847R Group H8/3847S Group H8/38347 Group H8/38447 Group Hardware Manual (REJ09B0145-0500)

H8/3827R Group H8/3827S Group H8/38327 Group H8/38427 Group Hardware Manual (REJ09B0144-0500)

H8/3802,H8/38004,H8/38002S,H8/38104 Group Hardware Manual (REJ09B0024-0600)

H8/38602R Group Hardware Manual (REJ09B0152-0200)

The explanation and the communication format etc. of SCI3 register are shown in the following and other multiprocessor communication functions are deleted from the specification.

[Before change]

Serial mode register (SMR)

Вit	7	6	5	4	3	2	1	0
	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: Multiprocessor Mode (MP)

When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid. In clocked synchronous mode, this bit should be cleared to 0.



[after change]

Serial mode register (SMR)

Вit.	7	6	5	4	3	2	1	0
	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 2: 5 bit communication (MP)

When this bit is one, the format of 5 bits communication becomes possible.

Please write 1 in bit 5 with the write 1 in this bit.

Please write 1 in bit 3 of Serial control register (SCR) before writing 1 in this bit.

[Before change]

Serial mode register (SMR)

ВÌt	7	6	5	4	3	2	1	0
	TE	RÆ	TE	RE	MPE	TEE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

Bit 3: Multiprocessor Interrupt Enable (MPIE)

When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and OER status flags in SSR is prohibited. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed.

[after change]

Serial mode register (SMR)

ВÌt	7	6	5	4	3	2	1	0
	TE	R.Œ	TE	RE	MPE	TEE	CKE1	CKE0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

Bit 3: Reserve bit

The write value should always be 1.

[Before change]

Serial Status Register (SSR)

Вit.	7	6	5	4	3	2	1	0
	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT
Initial value	1	0	0	0	0	1	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	R/W

Bit 1: Multiprocessor Bit Receive (MPBR)

MPBR stores the multiprocessor bit in the receive character data. When the RE bit in SCR is cleared to 0 its previous state is retained

Bit 0: Multiprocessor Bit Transfer (MPBT)

MPBT stores the multiprocessor bit to be added to the transmit character data.

[after change]

Serial Status Register (SSR)

Bit TDRE RDRF OER FER PER TEND **MPBR** MPBT Initial value 1 0 0 0 1 0 Read/Write R/(W)\* R/(W)\* R/(W)\* R/(W)\* R/(W)\*R R R/W

Bit 1: Reserve bit

It's a reserved read-only bit.

Bit 0: Reserve bit

The write value should always be 0.

[Before change]

Data Transfer Formats (Asynchronous Mode)

	SN	ΛR		_			Serial D	ata Trar	nsfer Fo	rmat ar	nd Fram	e Lengt	h		
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S				8-bit	t data				STOP		
0	0	0	1	S				8-bit	t data				STOP	STOP	
0	0	1	0	S				8-bit	t data				MPB	STOP	
0	0	1	1	S				8-bit	t data				MPB	STOP	STOP
0	1	0	0	S				8-bit	t data				Р	STOP	
0	1	0	1	S				8-bi	t data				Р	STOP	STOP
0	1	1	0	S		ļ	5-bit da	ta		STOP					
0	1	1	1	s		,	5-bit da	ta		STOP	STOP				
1	0	0	0	S			-	7-bit da	ta			STOP			
1	0	0	1	S			-	7-bit dat	ta			STOP	STOP		
1	0	1	0	S			-	7-bit dat	ta			MPB	STOP		
1	0	1	1	S			-	7-bit dat	ta			MPB	STOP	STOP	
1	1	0	0	S			-	7-bit da	ta			Р	STOP		
1	1	0	1	S				7-bit da	ta			Р	STOP	STOP	
1	1	1	0	S		,	5-bit da	ta		Р	STOP				
1	1	1	1	S		,	5-bit da	ta		Р	STOP	STOP			

[after change]

Data Transfer Formats (Asynchronous Mode)

			` `		ious ivioue)
	SM	1R			Serial Data Transfer Format and Frame Length
CHR	PE	MP	STOP	1	2 3 4 5 6 7 8 9 10 11 12
0	0	0	0	S	8-bit data STOP
0	0	0	1	S	8-bit data STOP STOP
0	0	1	0		Setting prohibited
0	0	1	1		Setting prohibited
0	1	0	0	S	8-bit data P STOP
0	1	0	1	s	8-bit data P STOP STOP
0	1	1	0	S	5-bit data STOP
0	1	1	1	S	5-bit data STOP STOP
1	0	0	0	S	7-bit data STOP
1	0	0	1	S	7-bit data STOP STOP
1	0	1	0		Setting prohibited
1	0	1	1		Setting prohibited
1	1	0	0	s	7-bit data P STOP
1	1	0	1	S	7-bit data P STOP STOP
1	1	1	0	S	5-bit data P STOP
1	1	1	1	S	5-bit data P STOP STOP

[Before change]

SMR Settings and Corresponding Data Transfer Formats

Dir 7	Dit C	SMR	D!+ F	Dit 3	-	D-t	M-7+	D	Oh 5'
Bit 7	Bit 6	Bit 2	Bit 5	Bit 3		Data	Multiprocessor	Parity	Stop Bi
COM	CHR	MP	PE	STOP	Mode	Length	ВÌ	ВÌt	Length
0	0	0	0	0	_Asynchronous	8-bit data	No	No	1 bit
					_mode				2 bits
			1	0	-			Yes	1 bit
				1	=		_		2 bits
	1		0	0		7-bit data		No	1 bit
				1	=				2 bits
			1	0	_			Yes	1 bit
				1	_				2 bits
	0	1	0	0		8-bit data	Yes	No	1bit
				1				_	2 bits
			1	0	_	5-bit data	No		1bit
				1	_			_	2 bits
	1		0	0		7-bit data	Yes		1bit
				1					2 bits
			1	0	_	5-bit data	No	Yes	1bit
				1					2 bits
1	*	0	*	*	Clocked	8-bit data	No	No	No
					synchronous				
					mode				

[Legend]

\*: Dan't care

[After change]

SMR Settings and Corresponding Data Transfer Formats

Bit 7	Bit 6	Bit 2	Bit 5	Bit 3	-	Data	Multiprocessor	Parity	Stop Bit
							_	=	
COM	CHR	MP	PE	STOP	Mode	Length	ВÌ	ВÌ	Length
0	0	0	0	0	Asynchronous	8-bit data	No	No	1 bit
					mode				2 bits
			1	0	-			Yes	1 bit
				1	_		_		2 bits
	1		0	0		7-bit data		No	1 bit
				1	-				2 bits
			1	0				Yes	1 bit
				1	-				2 bits
	0	1	0	0					
				1		S	etting prohibited		
			1	0	_	5-bit data	No		1bit
				1					2 bits
	1		0	0					
				1		S	etting prohibited		
		r	1	0		5-bit data	No	Yes	1bit
				1	-				2 bits
1	*	0	*	*	Clocked	8-bit data	No	No	No
					synchronous				

[Legend]

\*: Dan't care