RENESAS Synchronous Ethernet SETS for 10GbE and 40GbE

IDT82V3910 Short Form Datasheet

FEATURES

HIGHLIGHTS

- Jitter generation <0.3 ps RMS (10 kHz to 20 MHz), meets jitter generation requirements of leading PHYs supporting 10GBASE-R, 10GBASE-W, 40GBASE-R, OC-192 and STM-64
- Features 0.5 mHz to 35 Hz bandwidth
- Provides node clock for ITU-T G.8261/G.8262 Synchronous Ethernet (SyncE)
- Provides node clocks for Cellular and WLL base-station (GSM and 3G networks)
- Provides clocks for DSL access concentrators (DSLAM), especially for Japan TCM-ISDN network timing based ADSL equipments
- Provides clocks for 1 Gigabit, 10 Gigabit, and 40 Gigabit Ethernet
- Supports clock generation for IEEE-1588 applications

MAIN FEATURES

- Provides an integrated solution for Synchronous Equipment Timing Source, including Stratum 3, SMC, EEC-Option 1 and EEC-Option 2 Clocks
- Integrates T4 DPLL and T0 DPLL; T4 DPLL locks independently or locks to T0 DPLL
- Supports programmable DPLL bandwidth (0.5 mHz to 35 Hz) and damping factor (1.2 to 20 in 5 steps)
- Supports 1.1X10⁻⁵ ppm absolute holdover accuracy and 4.4X10⁻⁸ ppm instantaneous holdover accuracy
- Supports hitless reference switching to minimize phase transients on T0 DPLL output to be no more than 0.61 ns
- Integrates 2 jitter attenuating APLLs to generate ultra-low jitter clocks
 - Supports 3 clock modes: SONET, Ethernet, and Ethernet LAN-PHY
 - Supports up to two crystal connections, allowing each APLL to support up to two modes of operation
- Supports input and output clocks whose frequencies range from 1PPS to 644.53125 MHz
 - Includes 1PPS clock input and output
 - Provides IN1 and IN2 for 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clocks
 - Provides IN3, IN4, IN7~IN14 input CMOS clocks whose frequencies range from 1PPS to 156.25 MHz
 - Provides IN5 and IN6 input differential clocks whose frequencies range from 1PPS to 625 MHz

- Provides OUT1 to OUT5 output CMOS clocks whose frequency cover from 1PPS to 125 MHz
- Provides OUT6,OUT7,OUT10 and OUT11 output differential clocks whose frequency cover from 25 MHz to 644.53125 MHz
- Provides OUT8 for composite clocks and OUT9 for 1.544 MHz/ 2.048 MHz (BITS/SSU)
- Provides output clocks for BITS, GPS, 3G, GSM, etc.
- Provides a 1PPS, 2 kHz, 4 kHz, or 8 kHz frame sync input signal, and a 1PPS, 2 kHz or 8 kHz frame sync output signal
- Internal DCO can be controlled by an external processor to be used for IEEE-1588 clock generation
- · Supports programmable input-to-output phase offset adjustment
- Limits the phase and frequency offset of the outputs
- Supports Forced or Automatic operating mode switch controlled by an internal state machine. Automatic mode switch supports Free-Run, Locked and Holdover modes
- Supports manual and automatic selected input clock switch
- Supports automatic hitless selected input clock switch on clock failure
- Supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing
- Supports AMI, LVPECL/LVDS and CMOS input/output technologies
- Supports Master/Slave application (two chips used together) to enable system protection against single chip failure
- Supports Telcordia GR-1244-CORE, Telcordia GR-253-CORE, ITU-T G.812, ITU-T G.8262, ITU-T G.813 and ITU-T G.783 Recommendations

OTHER FEATURES

- I2C Microprocessor interface
- IEEE 1149.1 JTAG Boundary Scan
- Single 3.3 V operation with 5 V tolerant CMOS I/Os
- 1mm ball pitch CABGA green package

APPLICATIONS

- SMC / SEC (SONET / SDH equipment)
- EEC (Synchronous Ethernet equipment)
- Core and access IP switches / routers
- Gigabit and Terabit IP switches / routers
- Cellular and WLL base-station node clocks
- Broadband and multi-service access equipment

DESCRIPTION

The 82V3910 Synchronous Ethernet (SyncE) SETS meets the requirements of ITU-T G.8262/G.813 for EEC/SEC options 1 and 2; and it meets the requirements of Telcordia GR-253-CORE Stratum 3 (S3) and SONET Minimum Clock (SMC). The 82V3910 ultra-low jitter output clocks can be used to directly synchronize 10GBASE-R/10GBASE-W and OC-192/STM-64 PHYs and 40GBASE-R PHYs in Synchronous Ethernet and SONET/SDH equipment.

The Synchronous Equipment Timing Source (SETS) functions are provided by two independent digital PLLs (DPLLs), T0 and T4, each with embedded clock synthesizers. The T0 DPLL meets the network synchronization requirements for frequency accuracy, pull-in, hold-in, pullout, noise generation, noise tolerance, transient response and holdover performance. The T4 DPLL provides rate conversion functions that can be used, for example, to convert a recovered line clock to a 1.544 MHz, 2.048MHz or 64 kHz synchronization reference for external equipment.

The 82V3910 provides ten single ended reference inputs and two differential reference inputs that can operate at common Ethernet, SONET/ SDH and PDH frequencies and other frequencies. The device also provides two Alternate Mark Inversion (AMI) inputs for Composite Clock (CC) signals bearing 64 kHz, 8 kHz and 0.4 kHz synchronization information. The references are continually monitored for loss of signal and for frequency offset per user programmed thresholds. All of the references are available to both digital PLLs (DPLLs). The active reference for each DPLL is determined by forced selection or by automatic selection based on user programmed priorities and locking allowances and based on the reference monitors.

The 82V3910 can accept a clock reference and a phase locked external sync signal as a pair. The T0 DPLL can lock to the reference clock input and align its frame sync and multi-frame sync outputs with the paired external sync input. The device provides to two external sync inputs that can be associated with any of the twelve reference inputs to create up to two pairs. The external sync signals can have a frequency of 1 Hz, 2 kHz or 8 kHz. This feature enables the T0 DPLL to phase align its frame sync and multi-frame sync outputs with an external sync input without the need use a low bandwidth setting to lock directly to an external sync input.

Both DPLLs support four primary operating modes: Free-Run, Locked, Holdover and Digitally Controlled Oscillator (DCO) Control. In Free-Run mode the DPLLs generate clocks based on the master clock alone. In Locked mode the DPLLs filter reference clock jitter with the selected bandwidth. In Locked mode the long-term DPLL frequency accuracy is the same as the long term frequency accuracy of the selected input reference. In Holdover mode the DPLL uses frequency data acquired while in Locked mode to generate accurate frequencies when input references are not available. In DCO Control Mode the DPLL control loop is opened and the DCO can be used by an algorithm (e.g. IEEE 1588 clock servo) running on an external processor to synthesize clock signals.

The 82V3910 requires a 12.8 MHz master clock for its reference monitors and other digital circuitry. The frequency accuracy of the master clock determines the frequency accuracy of the DPLLs in Free-Run mode. The frequency stability of the master clock determines the frequency stability of the DPLLs in Free-Run mode and in Holdover mode.

The T0 DPLL can be configured with a range of selectable filtering bandwidths from 0.5 mHz to 35 Hz. The 15 mHz and lower bandwidths can be used to lock the T0 DPLL directly to a 1 pulse per second (PPS) reference. The 0.1 Hz bandwidth can be used for G.8262/G.813 Option 2 or Telcordia GR-253-CORE S3 or SMC applications. The bandwidths in the range 1.2 Hz to 8 Hz can be used for G.8262/G.813 Option 1 applications. The bandwidths 18 Hz and 35 Hz can be used in jitter attenuation and rate conversion applications.

The T4 DPLL can be configured with filtering bandwidths of 18Hz or 35 Hz.

The clocks synthesized by the 82V3910 DPLLs can be passed through either of the two independent voltage controlled crystal oscillator (VCXO) based jitter attenuating analog PLLs (APLLs). Both APLLs drive two independent dividers that have differential outputs. The APLLs use external crystal resonators with resonant frequencies equal to the APLL base frequency divided by 25. Both APLLs can be provisioned with one or two selectable crystal resonators to support up to two base frequencies per APLL. The output clocks generated by the APLLs exhibit jitter below 0.30ps RMS over the integration range 10 kHz to 20 MHz for most output frequencies.

Any of the 82V3910 DPLL clocks can be routed through a mux to any of five single ended outputs via independent output dividers. The output of the T0 DPLL can be routed through the two auto-dividers to the single ended frame sync output that operates at 8 kHz or 1 PPS,

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

1 PIN ASSIGNMENT

1	2	3	4	5	6	7	8	9	10	11	12	13	14	
IC10	VDDA	XTAL1_IN	CAP1	IN_APLL1_N EG	OUT8_NEG	IN1	TDI	IC7	FF_SRCSW	OSCI	TMS	IC6	TRST	A
IC11	VSSA	XTAL1_OUT	VSSAO	IN_APLL1_P OS	OUT8_POS	IN2	TDO/ TO_LOS_INT	VSSAO	тск	VSSA	VSSA	VSSDO	VDDDO	В
IC4	VDDA	NC	CAP2	MFRSYNC_2 K_1PPS	FRSYNC_8K_ 1PPS	VDDDO	VSSDO	VDDA	VSSA	VDDA	VDDA	INT_REQ	Ουτ9	С
VSSA	VSSAO	САРЗ	VSSA	VDDA	MS/SL	VSSD	VDDD	IC2	VDDA	VSSA	VDDA	OUT4	OUTS	D
XTAL3_IN	XTAL3_OUT	VSSA	VSSAO	VSSA	SONET/SDH	VSSD	VDDD	IC1	VSSA	VDDA	VSSA	OUT2	OUT3	E
VDDD	VSSD	VSSAO	VSSA	VDDA	VSSAO	VSSD	VDDD	VSSD	VDDD	EX_SYNC1	VDDDO	OUT1	VSSDO	F
VSSD	VDDD	VSSAO	VSSAO	VSSAO	VSSD	VDDD	IC3	VDDD	VSSD	EX_SYNC2	IN12	IN11	IN13	G
VDDAO	VSSAO	VDDAO	VSSAO	VSSAO	VSSAO	VSSD	VDDD	VSSD	VDDD	IN10	IN14	RST	IN3	н
OUT6_NEG	OUT6_POS	VDDAO	VSSAO	VDDAO	VSSAO	VDDAO	VSSAO	VSSA	VDDA	T0_LOCK	IN9	IN4	IN7	J
VSSAO	VSSAO	VSSAO	VDDAO	VSSAO	VDDAO	VSSAO	VSSD	VDDD	VSSAO	T4_LOCK	IN8	I2C_SCL	I2C_SDA	к
OUT7_NEG	OUT7_POS	VDDAO	VSSAO	VSSAO	VSSAO	VSSAO	I2C_AD1	I2C_AD2	CAP4	VSSA	CAP5	VSSA	CAP6	L
VDDAO	VSSAO	VSSAO	VSSAO	VDDAO	VSSAO	VDDAO	VSSAO	VSSAO	VSSAO	VSSAO	NC	XTAL4_OUT	XTAL4_IN	М
VSSAO	OUT10_POS	VSSAO	OUT11_POS	VSSAO	IN_APLL2_P OS	IN5_POS	IN6_POS	VSSA	XTAL2_OUT	VSSA	IC9	VSSAO	VSSA	N
VDDAO	OUT10_NEG	VSSAO	OUT11_NEG	VDDAO	IN_APLL2_N EG	IN5_NEG	IN6_NEG	VDDA	XTAL2_IN	VDDA	IC8	IC5	VDDA	Ρ
1	2	3	4	5	6	7	8	9	10	11	12	13	14	
Key:														
Diff Outputs	Outputs	Inputs	Power	Ground										
		IIIII VDDA IIII VSSA IIII VSSA VSSA VDDA VSSA VSSAO VDDA VSSAO VDDA VSSAO OUTE_NEG VSSAO OUTE_NEG UVTSAO VDDA VSSAO VDDA VSSAO VDDA VSSAO IIII_ VDDA UVTA_NEG IIII Z	IC100 VDDA XALLIN IC11 VSSA XALLOU IC11 VSSA XALLOU IC14 VDDA CAP3 VSSA VSSAO CAP3 VSSA VSSAO VSSAO VDDA VSSAO VSSAO VDDA VSSAO VSSAO UDDA VSSAO VSSAO UT1_NEG UT1_POS VSSAO VDDA VSSAO VSSAO VDDA VSSAO VSSAO UT1_NEG UT1_POS VSSAO VDDA VSSAO SAO VSSAO 2. SAO VDDA VSSAO SAO VSSAO 2. SAO VDDA SAO VSSAO 2. SAO VSSAO 2. SAO VSSAO VSSAO 2. SAO VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VSSA	IC100VDDAAXTAL1_INCAP1IC11VSSAXTAL1_OUTVSSAOIC4VDDANCCAP2IC4VDDAICAP3VSSAOVSSAVSSAOCAP3VSSAOVDDDVSSAOVSSAOVSSAOVDDAVSSAOVSSAOVSSAOVDDAVSSAOVSSAOVSSAOOUT6_NEGOUT6_POSVDDAOVSSAOOUT7_NEGOUT7_POSVSSAOVSSAOVDDAOVSSAOVSSAOOUT1_POSVDDAOQUT10_POSVSSAOOUT11_NEG1234	IC100VVDDAXTALL_INCAP1IN_APLLI_N EGIC11VSSAXTAL1_OUTVSSAOIN_APLLI_PIC1VDDANCCAP2MFRSYNC_2 K_IPPSIC4VDDACAP3VSSAVDDAVSSAVSSAOCAP3VSSAOVDDAXTAL3_INXTAL3_OUTVSSAVSSAOVSSAOVDDDVSSDCAP3VSSAOVDDAVDDAVSSDVSSAOVSSAOVSSAOVDDAVSSDVSSAOVSSAOVSSAOVDDAVSSAOVDDAOVSSAOVSSAOOUT5_NEGOUT6_POSVDDAOVSSAOVSSAOOUT5_NEGOUT7_POSVDDAOVSSAOVSSAOVDDAOVSSAOVSSAOVSSAOVSSAOVDDAOVSSAOVSSAOVSSAOVSSAOVDDAOVSSAOSSAOVSSAOVSSAOVDDAOVSSAOVSSAOVSSAOVSSAOVDDAOVSSAOVSSAOVSSAOVSSAOVDDAOVSSAOVSSAOVSSAOVSSAOVDDAOQUT1_POSVSSAOQUT1_POSVSSAOVDDAOQUT1_QNEVSSAOQUT1_POSVDAOVDAAQUT1_POSVSSAOQUT1_POSVDAOVDAAQUT1_QNEVSSAOQUT1_POSQUT1_POSPIFFQUTAUEVSSAOQUT1_POSQUT1_POSPIFFQUTAUEQUTAUEQUTAUEQUTAUEPIFFQUTAUEQUTAUEQUTAUEQUTAUE	IC10 VDDA XTALLJN CAP1 IN_APLLIN EG OUTB_NEG IC11 VSSA XTALLJOU VSSAO IN_APLLIP OUTB_POS IC11 VSSA XTALLOU VSSAO IN_APLLIP OUTB_POS IC11 VSSA NC CAP2 IMFNSYNC_2 K_1PPS FRSYNC_8K_ IPPS VSSA VSSAO CAP3 VSSA VDA MS/SL VSSA VSSAO CAP3 VSSAO VSSA SONET/SDH VDDD VSSAO VSSAO VSSAO VSSAO VSSAO SONET/SDH VDDD VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VDDA VSSAO </th <th>IC10 VDDA XTALL_IN CAP1 M_APILLIN 56 OUTB_NEG IN1 IC11 VSSA XTALL_OUT VSSAO IN_APILLIN OSSA OUTB_NEG IN2 IC11 VSSA XTALL_OUT VSSAO IN_APILLIN OSSA OUTB_NEG IN2 IC4 VDDA NC CAP2 MFRSYNC_3 (1PPS) FRSYNC_3R VDDO VSSA VSSAO CAP3 VSSAO VDDA MS/SL VSSD VDDD VSSAO CAP3 VSSAO VSSA SONET/SDH VSSD VDDD VSSAO VSSAO</th> <th>ICLO VDDA XTALL,N CAP1 NAPLLIP OUTB_NEG NN1 TDI ICL1 VSSA XTALL,OU VSSAO INAPLLIP OUTB_POS INA ITDO/ ICL1 VSSA XTALL,OUT VSSAO INAPLLIP OUTB_POS INAC ITDO// ICL1 VDDA INC CAP2 MFRSYNC2 FKSYNC_RK VDDDO VSSDO VSSDO VDDD VSSDO VSSDO VDDA VSSDO VDDA VSSDO VSSDO VDDA VSSDO VSSDO VSSDO VSSDO VSSDO VSSDO VDDA VSSDO VDDD IC3 VDDD IC3 VDDD IC3 IC3 VDDD IC3 IC3</th> <th>ICLO VDDA XTALL_N CAP1 M_APILL_N OUTB_NEG IN1 TDI IC7 IC11 VSSA XTALL_OUT VSSAO INAPILL_N OUTB_POS IN2 ID10 VSSAO VSSAO IC11 VSSA INC CAP2 IFSYNC_BK VDDD VSDD VSSAO VDDA IC4 VDDA INC CAP3 VSSA VDDA VSSD VDDD VSSD VDDD IC2 XTALL_N VSSAO CAP3 VSSA VDDA MS/SL VSSD VDDD IC2 XTALL_N VSSAO CAP3 VSSAO VSSA SONE7/SH VSSD VDDD IC2 YSSD VSSAO VSSAO VSSAO VSSAO VSSAO VSSD VDDD VDDD VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VDDD VSSAO VDDD VSSAO VDDD VSSAO VSSAO VDDD VSSAO VSSAO VSSAO VSSAO</th> <th>ICLD VDDA XTALL JN CAP1 N_APCLL N E6 OUTE, NES INL TDI IC7 FF_SRCSW ICLD VSSA XTALL OUT VSSAO NLA OUTE, NES INL TDI VSSAO TCO ICLD VSSA XTALL OUT VSSAO NLA INL TDI VSSAO TCO ICA VDDA NC CAP2 MFRSYNC, 2 FSYNC, 3K VSSDO VSSDO VODA VSSAO VSSA VSSAO CAP3 VSSAO VDDA MSSS VSSDO VSSDO VSSDO VSSDO VSSDO VDDA VSSDO VSSDO VDDA VSSDO VDDD IC2 VDDA VSSDO VDDD IC2 VDDA VSSDO VSSDO VDDD IC2 VDDD IC2 VDDA VSSDO VSSDO VDDD IC2 VDDD IC2 VDDD IC2 VDDD VSSD VDDD IC2 VDDD IC2 VDDD VSSDO VSSDO <</th> <th>IC10 VDDA KTALI,M CAPI N_APILL CG OUTE,MG INI TDI IC7 FF_SRCSW OSCI IC11 VSSA XTALI_OUT VSAO N_APILL OSC OUTE,MG In2 TD0/ In2_OS_INT VSAO TCK VSSA IC4 VDDA InC CAP2 MISSINC_2 INPS FSVK_EK_K INPS VDDD VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA0 VSSA VDDA VSSA0 VSSA0 VSSA0 VSSA0 VSSA VDDA VSSA0 <</th> <th>ICLD VDDA XTALL JN CAP1 NAPLL N OUTE NG IN1 TDI IC7 F5 SRCSW OSCI TMAS IC11 VSSA XIALL OU VSAO NCAD <t< th=""><th>ICD VDDA XTALL N CAPP NAMELAR OUTB, ME INI TUI IC2 FF_SRCSW GSCI TMS<</th> IKGS IC11 VISAA XTALL OUT VISAO NAMELAR OUTB, VIC NIC 1020 VISAO ICS VISAO VISAO</t<></th> <th>ICED VODA RTALLIN CAPI NAPLLA EC OUIL INE INI TUI ICT IP-3RESW OSGI TMS IKS IRST ICE1 VSSA XTALLOT VSSA MAPLLA SUSA OUIL ING IN2 \overline{DOO} VSAA TVSA VSSA VSSA</th>	IC10 VDDA XTALL_IN CAP1 M_APILLIN 56 OUTB_NEG IN1 IC11 VSSA XTALL_OUT VSSAO IN_APILLIN OSSA OUTB_NEG IN2 IC11 VSSA XTALL_OUT VSSAO IN_APILLIN OSSA OUTB_NEG IN2 IC4 VDDA NC CAP2 MFRSYNC_3 (1PPS) FRSYNC_3R VDDO VSSA VSSAO CAP3 VSSAO VDDA MS/SL VSSD VDDD VSSAO CAP3 VSSAO VSSA SONET/SDH VSSD VDDD VSSAO	ICLO VDDA XTALL,N CAP1 NAPLLIP OUTB_NEG NN1 TDI ICL1 VSSA XTALL,OU VSSAO INAPLLIP OUTB_POS INA ITDO/ ICL1 VSSA XTALL,OUT VSSAO INAPLLIP OUTB_POS INAC ITDO// ICL1 VDDA INC CAP2 MFRSYNC2 FKSYNC_RK VDDDO VSSDO VSSDO VDDD VSSDO VSSDO VDDA VSSDO VDDA VSSDO VSSDO VDDA VSSDO VSSDO VSSDO VSSDO VSSDO VSSDO VDDA VSSDO VDDD IC3 VDDD IC3 VDDD IC3 IC3 VDDD IC3	ICLO VDDA XTALL_N CAP1 M_APILL_N OUTB_NEG IN1 TDI IC7 IC11 VSSA XTALL_OUT VSSAO INAPILL_N OUTB_POS IN2 ID10 VSSAO VSSAO IC11 VSSA INC CAP2 IFSYNC_BK VDDD VSDD VSSAO VDDA IC4 VDDA INC CAP3 VSSA VDDA VSSD VDDD VSSD VDDD IC2 XTALL_N VSSAO CAP3 VSSA VDDA MS/SL VSSD VDDD IC2 XTALL_N VSSAO CAP3 VSSAO VSSA SONE7/SH VSSD VDDD IC2 YSSD VSSAO VSSAO VSSAO VSSAO VSSAO VSSD VDDD VDDD VSSAO VSSAO VSSAO VSSAO VSSAO VSSAO VDDD VSSAO VDDD VSSAO VDDD VSSAO VSSAO VDDD VSSAO VSSAO VSSAO VSSAO	ICLD VDDA XTALL JN CAP1 N_APCLL N E6 OUTE, NES INL TDI IC7 FF_SRCSW ICLD VSSA XTALL OUT VSSAO NLA OUTE, NES INL TDI VSSAO TCO ICLD VSSA XTALL OUT VSSAO NLA INL TDI VSSAO TCO ICA VDDA NC CAP2 MFRSYNC, 2 FSYNC, 3K VSSDO VSSDO VODA VSSAO VSSA VSSAO CAP3 VSSAO VDDA MSSS VSSDO VSSDO VSSDO VSSDO VSSDO VDDA VSSDO VSSDO VDDA VSSDO VDDD IC2 VDDA VSSDO VDDD IC2 VDDA VSSDO VSSDO VDDD IC2 VDDD IC2 VDDA VSSDO VSSDO VDDD IC2 VDDD IC2 VDDD IC2 VDDD VSSD VDDD IC2 VDDD IC2 VDDD VSSDO VSSDO <	IC10 VDDA KTALI,M CAPI N_APILL CG OUTE,MG INI TDI IC7 FF_SRCSW OSCI IC11 VSSA XTALI_OUT VSAO N_APILL OSC OUTE,MG In2 TD0/ In2_OS_INT VSAO TCK VSSA IC4 VDDA InC CAP2 MISSINC_2 INPS FSVK_EK_K INPS VDDD VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA VDDA VSSA0 VSSA0 VSSA VDDA VSSA0 VSSA0 VSSA0 VSSA0 VSSA VDDA VSSA0 <	ICLD VDDA XTALL JN CAP1 NAPLL N OUTE NG IN1 TDI IC7 F5 SRCSW OSCI TMAS IC11 VSSA XIALL OU VSAO NCAD <t< th=""><th>ICD VDDA XTALL N CAPP NAMELAR OUTB, ME INI TUI IC2 FF_SRCSW GSCI TMS<</th> IKGS IC11 VISAA XTALL OUT VISAO NAMELAR OUTB, VIC NIC 1020 VISAO ICS VISAO VISAO</t<>	ICD VDDA XTALL N CAPP NAMELAR OUTB, ME INI TUI IC2 FF_SRCSW GSCI TMS<	ICED VODA RTALLIN CAPI NAPLLA EC OUIL INE INI TUI ICT IP-3RESW OSGI TMS IKS IRST ICE1 VSSA XTALLOT VSSA MAPLLA SUSA OUIL ING IN2 \overline{DOO} VSAA TVSA VSSA

Figure 2. Pin Assignment (Top View)

2 PIN DESCRIPTION

Table 1: Pin Description

Name	Pin No.	I/O	Туре	Description ¹
				Global Control Signal
OSCI	A11	I	CMOS	OSCI: Crystal Oscillator Master Clock A nominal 12.8000 MHz clock provided by a crystal oscillator is input on this pin. It is the master clock for the device.
FF_SRCSW	A10	l pull-down	CMOS	FF_SRCSW: External Fast Selection Enable During reset, this pin determines the default value of the EXT_SW bit (b4, MON_SW_HS_CNFG). The EXT_SW bit determines whether the External Fast Selection is enabled. High: The default value of the EXT_SW bit (b4, MON_SW_HS_CNFG) is '1' (External Fast selection is enabled); Low: The default value of the EXT_SW bit (b4, MON_SW_HS_CNFG) is '0' (External Fast selection is disabled). After reset, this pin selects an input clock pair for the T0 DPLL if the External Fast selection is enabled: High: Pair IN3 / IN5 is selected. Low: Pair IN4 / IN6 is selected. After reset, the input on this pin takes no effect if the External Fast selection is disabled.
MS/SL	D6	l pull-up	CMOS	MS/SL: Master / Slave Selection This pin, together with the MS_SL_CTRL bit (b0, MS_SL_CTRL_CNFG), controls whether the device is configured as the Master or as the Slave. Refer to Chapter 3.14 Master / Slave Configuration for details. The signal level on this pin is reflected by the MASTER_SLAVE bit (b1, INPUT MODE_CNFG). High: The value of the MASTER_SLAVE bit is '1' Low: The value of the MASTER_SLAVE bit is '0'
SONET/SDH	E6	l pull-down	CMOS	SONET/SDH: SONET / SDH Frequency Selection During reset, this pin determines the default value of the IN_SONET_SDH bit (b2, INPUT MODE_CNFG): High: The default value of the IN_SONET_SDH bit is '1' (SONET); Low: The default value of the IN_SONET_SDH bit is '0' (SDH). After reset, the value on this pin takes no effect.
RST	H13	l pull-up	CMOS	RST: Reset A low pulse of at least 50 μ s on this pin resets the device. After this pin is high, the device will still be held in reset state for 500 ms (typical).
			Frame	Synchronization Input Signal
EX_SYNC1	F11	l pull-down	CMOS	EX_SYNC1: External Sync Input 1 A 2 kHz, 4 kHz, 8 kHz, or 1PPS signal is input on this pin.
EX_SYNC2	G11	l pull-down	CMOS	EX_SYNC2: External Sync Input 1 A 2 kHz, 4 kHz, 8 kHz, or 1PPS signal is input on this pin.
				Input Clock
IN1	A7	I	AMI	IN1: Input Clock 1 A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is input on this pin.
IN2	B7	I	AMI	IN2: Input Clock 2 A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is input on this pin.
IN3	H14	l pull-down	CMOS	IN3: Input Clock 3 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.

Name	Pin No.	I/O	Туре	Description ¹
IN4	J13	l pull-down	CMOS	IN4: Input Clock 4 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.
IN5_POS IN5_NEG	N7 P7	1	LVPECL/LVDS	IN5_POS / IN5_NEG: Positive / Negative Input Clock 5 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 156.25 MHz, 311.04 MHz, 312.5 MHz, 622.08 MHz or 625 MHz clock is differ- entially input on this pair of pins. Whether the clock signal is LVPECL or LVDS is automati- cally detected. Single-ended input for differential input is also supported. Refer to Chapter 7.3.3.5 Single- Ended Input for Differential Input.
IN6_POS IN6_NEG	N8 P8	1	LVPECL/LVDS	IN6_POS / IN6_NEG: Positive / Negative Input Clock 6 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz, 156.25 MHz, 311.04 MHz or 312.5 MHz, 622.08 MHz or 625 MHz clock is dif- ferentially input on this pair of pins. Whether the clock signal is LVPECL or LVDS is automat- ically detected. Single-ended input for differential input is also supported. Refer to Chapter 7.3.3.5 Single- Ended Input for Differential Input.
IN7	J14	l pull-down	CMOS	IN7: Input Clock 7 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.
IN8	K12	l pull-down	CMOS	IN8: Input Clock 8 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 125MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.
IN9	J12	l pull-down	CMOS	IN9: Input Clock 9 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.
IN10	H11	l pull-down	CMOS	N10: Input Clock 10 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.
IN11	G13	l pull-down	CMOS	IN11: Input Clock 11 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz or 156.25 MHz clock is input on this pin. In Slave operation, the frequency of the T0 selected input clock IN11 is recommended to be 6.48 MHz.
IN12	G12	l pull-down	CMOS	IN12: Input Clock 12 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.
IN13	G14	l pull-down	CMOS	IN13: Input Clock 13 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.

Name	Pin No.	I/O	Туре	Description ¹			
IN14	H12	l pull-down	CMOS	IN14: Input Clock 14 A 1 PPS, 2 kHz, 4 kHz, N x 8 kHz ³ , 1.544 MHz (SONET) / 2.048 MHz (SDH), 6.25 MHz, 6.48 MHz, 10MHz, 19.44 MHz, 25MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 155.52 MHz or 156.25 MHz clock is input on this pin.			
IN_APLL1_POS	B5	l pull-down	LVPECL/LVDS/	IN_APLL1_POS / IN_APLL1_NEG: Input Clock to APLL1 Direct input clock to APLL1. This pin is used for test. It can be left floating or a $1k\Omega$ resistor			
IN_APLL1_NEG	A5	l pull-up/ pull-down	LVHSTL/SSTL/ HCSL	can be tied from IN_APLL1_POS to ground.			
IN_APLL2_POS	N6	l pull-down	LVPECL/LVDS/	IN_APLL2_POS / IN_APLL2_NEG: Input Clock APLL2 Direct input clock to APLL2. This pin is used for test. It can be left floating or a $1k\Omega$ resistor			
IN_APLL2_NEG	P6	l pull-up/ pull-down	LVHSTL/SSTL/ HCSL	can be tied from IN_APLL2_POS to ground.			
		<u>+</u>	Output F	rame Synchronization Signal			
FRSYN- C_8K_1PPS	C6	0	CMOS	FRSYNC_8K_1PPS: 8 kHz Frame Sync Output An 8 kHz signal or a 1PPS Frame Pulse is output on this pin.			
MFRSYN- C_2K_1PPS	C5	0	CMOS	MFRSYNC_2K_1PPS: 2 kHz Multiframe Sync Output A 2 kHz signal or a 1PPS Frame Pulse is output on this pin.			
Output Clock							
OUT1 OUT2 OUT3 OUT4 OUT5	F13 E13 E14 D13 D14	0	CMOS	OUT1 ~ OUT5: Output Clock 1 ~ 5 A 1 pps, 400 Hz, 2 kHz, 8 kHz, 64 kHz, N x E1 4 , N x T1 5 , N x 13.0 MHz 6 , N x 3.84 MHz 7 , 5 MHz, 10 MHz, 20 MHz, E3, T3, 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz, 25MHz, or 125 MHz clock is output on these pins.			
OUT6_POS OUT6_NEG	J2 J1	0	LVPECL/LVDS	OUT6_POS / OUT6_NEG: Positive / Negative Output Clock 6 A SONET based (77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz), Ethernet based (25 MHz, 125 MHz, 156.25 MHz, 312.5 MHz, 625 MHz), or Ethernet LAN based (161.1328125 MHz, 322.265625 MHz, 644.53125 MHz) clock is differentially output on this pair of pins from APLL1.			
OUT7_POS OUT7_NEG	L2 L1	0	LVPECL/LVDS	OUT7_POS / OUT7_NEG: Positive / Negative Output Clock 7 A SONET based (77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz), Ethernet based (25 MHz, 125 MHz, 156.25 MHz, 312.5 MHz, 625 MHz), or Ethernet LAN based (161.1328125 MHz, 322.265625 MHz, 644.53125 MHz) clock is differentially output on this pair of pins from APLL1.			
OUT8_POS OUT8 NEG	B6 A6	0	AMI	OUT8_POS / OUT8_NEG: Positive / Negative Output Clock 8 A 64 kHz + 8 kHz or 64 kHz + 8 kHz + 0.4 kHz composite clock is differentially output on this pair of pins.			
OUT9	C14	0	CMOS	OUT9: Output Clock 9 A 1.544 MHz (SONET) / 2.048 MHz (SDH) BITS/SSU clock is output on this pin.			
OUT10_POS	N2	0	LVPECL/LVDS	OUT10_POS / OUT10_NEG: Positive / Negative Output Clock 10 A SONET based (77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz), Ethernet based (25 MHz, 125 MHz, 156.25 MHz, 312.5 MHz, 625 MHz), or Ethernet LAN based (161.1328125			
OUT10_NEG	P2	Ŭ	LVPECL/LVDS	MHz, 322.265625 MHz, 644.53125 MHz) clock is differentially output on this pair of pins from APLL2.			
OUT11_POS	N4	0	LVPECL/LVDS	OUT11_POS / OUT11_NEG: Positive / Negative Output Clock 11 A SONET based (77.76 MHz, 155.52 MHz, 311.04 MHz, 622.08 MHz), Ethernet based (25 MHz, 125 MHz, 156.25 MHz, 312.5 MHz, 625 MHz), or Ethernet LAN based (161.1328125			
OUT11_NEG	P4			MHz, 322.265625 MHz, 644.53125 MHz) clock is differentially output on this pair of pins from APLL2.			
			1	Miscellaneous			
CAP1, CAP2, CAP3	A4, C4, D3	0	Analog	CAP1, CAP2 and CAP3: Analog Power Filter Capacitor connection 1 to 3 Connect a 10uF capacitor in parallel with a low ESR 100nF capacitor between these pins and VSS1			

Name	Pin No.	I/O	Туре	Description ¹				
CAP4, CAP5, CAP6	L10, L12, L14	0	Analog	CAP4, CAP5 and CAP6: Analog Power Filter Capacitor connection 4 to 6 Connect a 10uF capacitor in parallel with a low ESR 100nF capacitor between these pins and VSS2				
XTAL1_IN	A3	I	Analog	Crystal oscillator 1 input. Determines first of two frequency families (Sonet/SDH, Ethernet or Ethernet*66/64) available for APLL1. Connect to ground if XTAL1 is not used.				
XTAL1_OUT	B3	0	Analog	Crystal oscillator 1 output. Leave open if XTAL1 is not used.				
XTAL2_IN	P10	I	Analog	Crystal oscillator 2 input. Determines first of two frequency families (chosen from Sonet/SDH, Ethernet or Ether- net*66/64) available for APLL2. Connect to ground if XTAL2 is not used				
XTAL2_OUT	N10	0	Analog	Crystal oscillator 2 output. Leave open if XTAL2 is not used.				
XTAL3_IN	E1	I	Analog	Crystal oscillator 3 input. Determines second of two frequency families (chosen from Sonet/SDH, Ethernet or Ether- net*66/64) available for APLL1. Connect to ground if XTAL3 is not used.				
XTAL3_OUT	E2	0	Analog	Crystal oscillator 3 output. Leave open if XTAL3 is not used.				
XTAL4_IN	M14	I	Analog	Crystal oscillator 4 input. Connect to ground if XTAL4 is not used. Determines second of two frequency families (chosen from Sonet/SDH, Ethernet or Ether- net*66/64) available for APLL2.				
XTAL4_OUT	M13	0	Analog	Crystal oscillator 4 output. Leave open if XTAL4 is not used.				
	Lock Indication Signals							
T4_LOCK	K11	0	CMOS	T4 lock indicator. This pin goes high when T4 is locked.				
T0_LOCK	J11	0	CMOS	T0 lock indicator. This pin goes high when T0 is locked.				
			N	licroprocessor Interface				
INT_REQ	C13	0	CMOS	INT_REQ: Interrupt Request This pin is used as an interrupt request. The output characteristics are determined by the HZ_EN bit (b1, INTERRUPT_CNFG) and the INT_POL bit (b0, INTERRUPT_CNFG).				
I2C_SDA	K14	I/O pull-down	CMOS	I2C_SDA: Serial Data Input/Output This pin is used as the input/output for the I2C serial data.				
I2C_AD1	L8	l pull-up	CMOS	I2C_AD1: Device Address Bit 1 I2C_AD2 and I2C_AD1 pins are the address bus of the microprocessor interface.				
I2C_AD2	L9	l pull-up	CMOS	I2C_AD2: Device Address Bit 2 I2C_AD2 and I2C_AD1 pins are the address bus of the microprocessor interface.				
I2C_SCL	K13	l pull-down	CMOS	I2C_SCL: Serial Clock Line The I2C serial clock is input on this pin.				
	<u>. </u>		<u>ļ</u>	JTAG (per IEEE 1149.1)				
TRST	A14	l pull-down	CMOS	TRST: JTAG Test Reset (Active Low) A low signal on this pin resets the JTAG test port. This pin should be connected to ground when JTAG is not used.				
TMS	A12	l pull-up	CMOS	TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is sampled on the rising edge of TCK.				

Name	Pin No.	I/O	Туре	Description ¹
тск	B10	l pull-down	CMOS	TCK: JTAG Test Clock The clock for the JTAG test is input on this pin. TDI and TMS are sampled on the rising edge of TCK and TDO is updated on the falling edge of TCK. If TCK is idle at a low level, all stored-state devices contained in the test logic will indefinitely retain their state.
TDI	A8	l pull-up	CMOS	TDI: JTAG Test Data Input The test data is input on this pin. It is clocked into the device on the rising edge of TCK.
TDO/ T0_LOS_INT	B8	0	CMOS	TDO: JTAG Test Data Output The test data is output on this pin. It is clocked out of the device on the falling edge of TCK. TDO pin outputs a high impedance signal except during the process of data scanning. T0_LOS_INT: T0 LOS Interrupt This pin can indicate the interrupt of T0 selected input clock fail, as determined by the LOS FLAG_ON_TDO bit (b6, MON_SW_HS_CNFG). Refer to Chapter 3.8.1 Input Clock Validity for details.
				Power & Ground
VDDD	D8, E8, F1, F8, F10, G2, G7, G9, H8, H10, K9	Power	-	Digital Core Power - +3.3V DC nominal
VDDDO	B14, C7, F12	Power		Digital Output Power - +3.3V DC nominal
VDDA	A2, C2, C9, C11, C12, D5, D10, D12, E11, F5, J10, P9, P11, P14	Power		Analog Core Power - +3.3V DC nominal
VDDAO	H1, H3, J3, J5, J7, K4, K6, L3, M1, M5, M7, P1, P5	Power		Analog Output Power - +3.3V DC nominal
VSSD	D7, E7, F2, F7, F9, G1, G6, G10, H7, H9, K8	Ground	-	Ground
VSSDO	B13, C8, F14	Ground	-	Ground
VSSA	B2, B11, B12, C10, D1, D4, D11, E3, E5, E10, E12, F4, J9, L11, L13, N9, N11, N14	Ground	-	Analog Ground
VSSAO	B4, B9, D2, E4, F3, F6,G3, G4, G5, H2, H4, H5, H6, J4, J6, J8, K1, K2, K3, K5,K7, K10, L4, L5, L6, L7, M2, M3, M4, M6, M8, M9, M10, M11, N1, N3, N5, N13, P3	Ground	-	Analog Output Ground

Name	Pin No.	I/O	Туре	Description ¹			
	Others						
IC1	E9			IC: Internal Connected			
IC2	D9			Internal Use. These pins should be left open for normal operation.			
IC3	G8						
IC4	C1						
IC5	P13						
IC6	A13	-	-				
IC7	A9						
IC8	P12						
IC9	N12						
IC10	A1						
IC11	B1						
NC	C3, M12			NC: Not Connected Not connected: There is no internal connection to these pins			
2. The contents in 3. N x 8 kHz: 1 ≤ N 4. N x E1: N = 1, 2	the brackets indicate $N \leq 19440$.	the position of the re		e unused output pins are don't-care.			

6. N x 13.0 MHz: N = 1, 2

7. N x 3.84 MHz: N = 1, 2, 4, 8

2.1 RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

2.1.1 INPUTS

Control Pins

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Single-Ended Clock Inputs

For protection, unused single-ended clock inputs should be tied to ground.

Differential Clock Inputs

For applications not requiring the use of a differential input, both $*_POS$ and $*_NEG$ can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from _POS to ground.

XTAL Inputs

For applications not requiring the use of a crystal oscillator input, both _IN and _OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from _IN to ground.

2.1.2 OUTPUTS

Status Pins

For applications not requiring the use of a status pin, we recommend bringing outto a test point for debugging purposes.

Single-Ended Clock Outputs


All unused single-ended clock outputs can be left floating, or can be broughtouttoatestpointfordebugging purposes.

Differential Clock Outputs

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

© 2019 Renesas Electronics Corporation

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.