




A

A




B

B



C


C



D

D

Title Board_Caps_and_Jumpers		
Size A	Number	Revision
Date: 5/1/2007	Sheet of	
File: C:\Documents and Settings\...\Caps_jumps.SchDoc	By:	



Title port		
Size A	Number	Revision
Date: 5/1/2007	Sheet of	
File: C:\Documents and Settings\.\port.SchDoc	Drawn By:	

A

A

B


B

C


C




D

D



Title		
Power		
Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\...power.SCH	Drawn By:







Title		
PPS_Lite/Talladega_gnd_vdd		
Size	Number	Revision
A		

Date:	5/1/2007	Sheet of 3
File:	C:\Documents and Settings\... \ppslite19_gnd.vdd	Revision


For customer applications, these pins should be connected as specified in the IDT70K2000 datasheet.




## PPS\_Lite19\_Talladega



## PPS\_Lite19\_Talladega




Title		
PPS_Lite/Talladega_Other		
Size A	Number	Revision
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\...\Appslite19	other sheets



Clk Resistors for PECL oscillator.  
For LVDS oscillator, do not populate Rup/Rdn  
and replace Rs with 0 Ohm jumper

Title		
Ref_Clock		
Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\..ref_clock.SCHDOC	Drawn By:




	1	2	3	4
A				A
B				B
C				C
D				D
	1	2	3	4

PPS\_lite  
ppslite19.schdoc

caps\_jmps  
caps\_jumps.schdoc

PTB\_power  
power.schdoc

Title Top			
Size A	Number		Revision
Date:	5/1/2007	Sheet	of
File:	C:\Documents and Settings\..\top.SCHDOC		
Drawn By:			



Title			Vdd cap array
Size	Number		Revision
A			
Date:	5/1/2007	Sheet	of
File:	C:\Documents and Settings\..\.vdd_carrrays\SDH003.DWG		
Drawn By:			