




A




Repeatt(c,1,13)
vdd_arrays.schdoc

B



C



A

B

C

D

D

Title
Board_Caps_and_Jumpers

Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\.\Caps_jumps	SOLIDWORKS

A

A

B



B

C

C


D

D



Title
port

Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\.\port.SchDoc	Drawn By:



A

A

B

B

SRIO_LANES
srio_lanes.schdoc

PPSlite_vdd_gnd
ppslite19_gnd_vdd.schdoc

ppslite19_other
ppslite19_other.schdoc

C

C

U1A
PPS_Lite19 /
Talladega Top
No Connect
PPS_Lite19_Talladega

D

D

Title
PPS_Lite/Talladega_Top

Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\.\ppslite19.SCHDOC	Ch By:

A

B


A

B


UIF
PPS_Lite19_Talladega

GND
PPS_Lite19_Talladega

GND
UIF



C



D

C

1

C

2

C


3

C

4

C

Title	Size	Number	Revision	Sheet of	File:
PPS_Lite/Talladega_gnd_vdd					
A					C:\Documents and Settings\lpps lite19 grid\drawings\BMDOC




A

A

B


B



Clk Resistors for PECL oscillator.
For LVDS oscillator, do not populate Rup/Rdn
and replace Rs with 0 Ohm jumper


C

C



D


D



Title

Ref_Clock

Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\...\ref_clock.SCHDOC	Ch By:



A

A

PPS_lite
ppslite19.schdoc



B

B

caps_jmps
caps_jumps.schdoc



PTB_power
power.schdoc



C

C

D

D

Title Top

Size	Number	Revision
A		
Date:	5/1/2007	Sheet of
File:	C:\Documents and Settings\.\top.SCHDOC	Drawn By:

A

A

B


B

C

C

D

D



Title Vdd cap array		
Size A	Number	Revision
Date: 5/1/2007	Sheet of 1	
File: C:\Documents and Settings\..\vdd_carrays\SDHD00By:		