







Integrated Device Technology, Inc		
Title 9DBL0641 Reference Schematic.		
Size A	Document Number <Doc>	Rev 0.3
Date: Monday, January 07, 2019		Sheet 1 of 3



Bandwidth setting

1. If the ZDB is on an Add-In-Card (AIC) use PLL bypass mode.
2. If it is motherboard down and it is providing clocks to all PCIe devices including the Root Complex use High Bandwidth.

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<Rev Code>
Date:	Monday, January 07, 2019	Sheet 2 of 3

