

Smart Configurator for RX V2.5.0

Release Note

R20UT4487ES0250 Rev.2.50 Apr.20.20

Introduction

Thank you for using the Smart Configurator for RX.

This document describes the restrictions and points for caution. Read this document before using the product.

Contents

1.	Introduction	4
1.1	System requirements	4
1.1.1	PC	4
1.1.2	Development Environments	4
2.	Support List	5
2.1	Support Devices List	5
2.2	Support Components List	. 10
2.3	New support	. 16
2.3.1	Generate FIT software component settings conversion details in the migration report	. 16
2.3.2	A new context menu items have been added to allow multiple selection and assignment of pins	. 16
2.3.3	A preferences dialog has been added to allow pin errors and warnings to be escalated or ignored (Under Preference - Smart Configurator - Pin Errors/Warnings)	. 17
2.3.4	FIT component (FIT module) pin settings are now automatically enabled to match the selected bo when user select a board from smart configurator board page	
2.3.5	Added the capability for FIT component (FIT module) to declare library information and this information can be loaded to the build settings automatically for GCC and EWRX projects	. 17
2.3.6	Added sorting feature to component table in Overview page	. 17
2.3.7		
3.	Changes	.19
3.1	Correction of issues/limitations	. 19
3.1.1	Fixed the wrong input range issue for PLL frequency synthesizer	. 22
3.1.2	Fixed the issue that conflict error is displayed for AVCC0 and AVSS0 pins	. 22
3.1.3	Fixed the issue that section settings defined in the FIT xml will not automatically added into builde section for CCRX project under CS+ and EWRX project under IAR	
3.1.4	Fixed the issue that macro value of BSP_CFG_MCU_PART_PACKAGE is incorrect for 64-pin particles	
3.1.5	Fixed the issue that wrong interrupts' priority codes are generated out for MTU7 TGIC7 and TGID interrupts	
3.1.6		
3.1.7	·	

	TDERB register	. 22
3.1.8	Fixed the loss of configuration setting issue when reloading old project with Single Scan Mode component	. 22
3.1.9	Fixed the invalid FIT pin errors are displayed issue when a project is closed and re-opened	. 22
3.1.10	Fixed the pin code is not generated out issue when the AUDIO_MCLK pin is assigned in the Pins	
3.1.11	Fixed the incorrect "Used" status for group BL1 interrupt issue when enable/disable group BL1 interrupt in Single Scan Mode component	
3.1.12	Fixed unsuccessful CS setting conversion issue when changing device for BSC component	. 23
3.1.13	Fixed the migration report content issue when changing device for RTC component	. 23
3.1.14	Fixed the pin assignment reset issue after changing device	. 23
3.1.15	Fixed the redundant MPC pin setting codes issue when using Smart Card component	. 23
3.1.16	Fixed the initialize sequence issue when using Smart Card component	. 23
3.1.17	Fixed the mutex action issue when input capture pins are not used in Compare Match Timer component	. 23
3.1.18	Fixed the pins for VREFH0 and VREFHL0 are not automatically assigned issue when using Single Scan Mode component	
3.1.19	Fixed the icon unalignment issue in pin tab on high resolution monitor	. 23
3.1.20	Fixed the SDCLK setting cannot be saved issue in the clock page	. 24
3.1.21	Fixed the driver files cannot be generated out issue when using Complementary PWM Mode component	. 24
3.1.22	Fixed the SDCLK pin setting codes cannot be generated out issue after changing device	. 24
3.2	Specification changes	. 25
3.2.1	Change the behavior for handling missing FIT modules in the /FITModules folder	. 26
3.2.2	Added new item "Trigger source deselected" into combo list of start trigger source group A & group in S12A/D group scan mode	
3.2.3	Backup the old BSP source codes into trash folder when there is a BSP component version change	
3.2.4	Changed the generated codes for TDER/TRWER register operation	
3.2.5	Switched the pin code generation sequence for PFS and PODR registers in Smart Card compone	nt
3.2.6	Initialized POECR2 register to 0 when Port Output Enable component is not used	
3.2.7	Changed the RAM origin address from 0x00 to 0x04 for linker script file	
4. L	ist of RENESAS TOOL NEWS AND TECHNICAL UPDATE	.29
5. P	oints for Limitation	.32
5.1	List of Limitation	. 32
5.2	Details of Limitation	. 33
5.2.1	Note on using Delta-sigma A/D convertor's stop API when synchronized start feature is enabled	. 33
5.2.2	Note on pin checking status on the pin tab when running Smart Configurator on 64-bit OS	. 33
5.2.3	Note using multiplex function pins on r_sci_rx FIT modules	. 33
5.2.4	Note on section settings while using FIT modules	. 34

5.2.5	Note on LCD clock source unused status setting on clock page	34
5.2.6	Note on the frequency setting of main clock oscillator on clock page	34
5.2.7	Note on the analog voltage settings after changing device	34
5.2.8	Note on the DTC vector base address range when using DTC component	34
6.	Points for Caution	35
6.1	List of Caution	35
6.2	Details of Caution	37
6.2.1	Note on configuring GPT interrupts	37
6.2.2	Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Mode	•
6.2.3	Note on using only reception in SCI Clock Synchronous Mode	38
6.2.4	Note on using high transfer speed in SCIF Synchronous Mode	38
6.2.5	Note on device change functionality	39
6.2.6	Note on using Smart Configurator for RTOS project	39
6.2.7	Note on using Smart Configurator for GCC project in e ² studio 7.4.0	39
6.2.8	Note on using Data Transfer Controller	39
6.2.9	Note on Ports setting when using S12AD components	39
Ravio	sion History	40



1. Introduction

Smart Configurator is a utility for combining software to meet your needs. It supports the following three functions related to the embedding of Renesas drivers in your systems: importing middleware, generating driver code, and setting pins.

1.1 System requirements

The operating environment is as follows.

1.1.1 PC

- IBM PC/AT compatibles (Windows® 10, Windows® 8.1)
- Processor: 1 GHz or higher (must support hyper-threading, multi-core CPUs)
- Memory capacity: 2 GB or more recommended. Minimum requirement is 1 GB or more (64-bit Windows requires 2 GB or more)
- Hard disk capacity: 200 MB or more spare capacity
- Display: 1024 x 768 or higher resolution, 65,536 or more colors
- All other necessary software environments in addition to Windows OS: .NET Framework version4.5

1.1.2 Development Environments

- Renesas electronics Compiler for RX [CC-RX] V3.01.00 or later
- GCC for Renesas 4.8.4.201902 or later
- IAR Embedded Workbench 4.12.1 or later

2. Support List

2.1 Support Devices List

Below is a list of devices supported by the Smart Configurator for RX V2.5.0.

Table 2-1 Support Devices

Group	PIN	Device name
(HW Manual number)		
RX110 Group (R01UH0421EJ0120)	36pin	R5F5110HAxLM, R5F5110JAxLM, R5F51101AxLM, R5F51103AxLM
(KU10H0421EJ0120)	40pin	R5F51101AxNF, R5F51103AxNF, R5F5110HAxNF, R5F5110JAxNF
	48pin	R5F51101AxNE, R5F51103AxNE, R5F51104AxNE, R5F51105AxNE, R5F5110JAxNE, R5F51101AxFL, R5F51103AxFL, R5F51105AxFL, R5F5110JAxFL
	64pin	R5F51101AxLF, R5F51103AxLF, R5F51104AxLF, R5F51105AxLF, R5F5110JAxLF, R5F5110JAxFK, R5F5110JAxFK, R5F5110JAxFK, R5F51105AxFK, R5F5110JAxFM, R5F51103AxFM, R5F51104AxFM, R5F51104AxFM, R5F5110JAxFM
RX111 Group	36pin	R5F51111AxLM, R5F51113AxLM, R5F5111JAxLM
(R01UH0365EJ0130)	40pin	R5F51111AxNF, R5F51113AxNF, R5F5111JAxNF
	48pin	R5F51111AxFL, R5F51113AxFL, R5F51114AxFL, R5F51115AxFL, R5F51116AxFL, R5F51117AxFL, R5F51118AxFL, R5F5111JAxFL, R5F51111AxNE, R5F51113AxNE, R5F51114AxNE, R5F51115AxNE, R5F51116AxNE, R5F51117AxNE, R5F51118AxNE, R5F5111JAxNE
	64pin	R5F51111AxFM, R5F51113AxFM, R5F51114AxFM, R5F51115AxFM, R5F51116AxFM, R5F51117AxFM, R5F51116AxFM, R5F51111AxFM, R5F51111AxFK, R5F511113AxFK, R5F51114AxFK, R5F51115AxFK, R5F51116AxFK, R5F51117AxFK, R5F51118AxFK, R5F51111AxFK, R5F51111AxLF, R5F51113AxLF, R5F51114AxLF, R5F5111JAxLF, R5F51116AxLF, R5F51117AxLF, R5F51118AxLF, R5F5111JAxLF
RX113 Group	64pin	R5F51135AxFM, R5F51136AxFM, R5F51137AxFM, R5F51138AxFM
(R01UH0448EJ0110)	100pin	R5F51135AxLJ, R5F51136AxLJ, R5F51137AxLJ, R5F51138AxLJ, R5F51135AxFP, R5F51136AxFP, R5F51137AxFP, R5F51138AxFP
RX130 Group (R01UH0560EJ0200)	48pin	R5F51303AxFL, R5F51305AxFL, R5F51303AxNE, R5F51305AxNE, R5F51306AxNE, R5F51306AxFL, R5F51307AxNE, R5F51308AxNE, R5F51308AxFL, R5F51306BxFL
	64pin	R5F51303AxFM, R5F51305AxFM, R5F51303AxFK, R5F51305AxFK, R5F51306AxFK, R5F51306AxFM, R5F51307AxFK, R5F51307AxFM, R5F51308AxFK, R5F51308AxFM, R5F51306BxFK, R5F51306BxFM
	80pin	R5F51303AxFN, R5F51305AxFN, R5F51306AxFN, R5F51306BxFN
	100pin	R5F51305AxFP, R5F51306AxFP, R5F51307AxFP, R5F51308AxFP, R5F51305BxFP, R5F51306BxFP
RX13T Group	32pin	R5F513T3AxFJ, R5F513T5AxFJ
(R01UH0822EJ0100)	48pin	R5F513T5AxFL, R5F513T3AxFL
RX230 Group	48pin	R5F52305AxNE, R5F52306AxNE, R5F52305AxFL, R5F52306AxFL
(R01UH0496EJ0110)	64pin	R5F52305AxND, R5F52306AxND, R5F52305AxFM, R5F52306AxFM, R5F52305AxLF, R5F52306AxLF
	100pin	R5F52305AxLA, R5F52306AxLA, R5F52305AxFP, R5F52306AxFP

Table 2-2 Support Devices

Group	PIN	Device name
(HW Manual number) RX231 Group (R01UH0496EJ0110)	48pin	R5F52315AxNE, R5F52316AxNE, R5F52317AxNE, R5F52318AxNE, R5F52315CxNE, R5F52316CxNE, R5F52317BxNE, R5F52318BxNE, R5F52315AxFL, R5F52316AxFL, R5F52317AxFL, R5F52318AxFL,
		R5F52315CxFL, R5F52316CxFL, R5F52317BxFL, R5F52318BxFL
	64pin	R5F52315AxND, R5F52316AxND, R5F52317AxND, R5F52318AxND, R5F52315CxND, R5F52316CxND, R5F52317BxND, R5F52318BxND, R5F52315AxFM, R5F52316AxFM, R5F52317AxFM, R5F52318AxFM, R5F52315CxFM, R5F52316CxFM, R5F52317BxFM, R5F52318BxFM, R5F52315CxLF, R5F52316CxLF
	100pin	R5F52315AxLA, R5F52316AxLA, R5F52317AxLA, R5F52318AxLA, R5F52315CxLA, R5F52316CxLA, R5F52317BxLA, R5F52315AxFP, R5F52316AxFP, R5F52317AxFP, R5F52318AxFP, R5F52315CxFP, R5F52316CxFP, R5F52317BxFP, R5F52318BxFP
RX23E-A Group	40pin	R5F523E5AxNF, R5F523E6AxNF
(R01UH0801EJ0100)	48pin	R5F523E5AxFL, R5F523E6AxFL
RX23T Group	48pin	R5F523T3AxFL, R5F523T5AxFL
(R01UH0520EJ0110)	52pin	R5F523T5AxFD, R5F523T3AxFD
	64pin	R5F523T5AxFM, R5F523T3AxFM
RX23W Group	56pin	R5F523W8BxNG, R5F523W8AxNG, R5F523W7BxNG, R5F523W7AxNG
(R01UH0823EJ0100)	85pin	R5F523W7AxBL, R5F523W8AxBL, R5F523W8BxBL, R5F523W7BxBL
RX24T Group	64pin	R5F524TAAxFM, R5F524T8AxFM, R5F524TAAxFK, R5F524T8AxFK
(R01UH0576EJ0200)	80pin	R5F524TAAxFF, R5F524T8AxFF, R5F524TAAxFN, R5F524T8AxFN
	100pin	R5F524TCAxFP, R5F524T8AxFP, R5F524TBAxFP, R5F524TEAxFP, R5F524TAAxFP
RX24U Group	100pin	R5F524UEAxFP, R5F524UCAxFP, R5F524UBAxFP
(R01UH0658EJ0100)	144pin	R5F524UEAxFB, R5F524UBAxFB, R5F524UCAxFB
RX64M Group (R01UH0377EJ0110)	100pin	R5F564MFCxFP, R5F564MFCxLJ, R5F564MFDxFP, R5F564MFDxLJ, R5F564MGCxFP, R5F564MGCxLJ, R5F564MGDxFP, R5F564MGDxLJ, R5F564MJCxFP, R5F564MJDxLJ, R5F564MLCxFP, R5F564MLCxLJ, R5F564MLDxFP, R5F564MLDxLJ
	144/145pin	R5F564MFCxFB, R5F564MFCxLK, R5F564MFDxFB, R5F564MFDxLK, R5F564MGCxFB, R5F564MGCxLK, R5F564MGDxFB, R5F564MJCxLK, R5F564MJCxFB, R5F564MJDxLK, R5F564MLCxFB, R5F564MLCxLK, R5F564MLDxFB, R5F564MLDxLK
	176/177pin	R5F564MFDxFC, R5F564MFDxBG, R5F564MFDxLC, R5F564MFCxFC, R5F564MFCxBG, R5F564MFCxLC, R5F564MGDxFC, R5F564MGDxBG, R5F564MGDxLC, R5F564MGCxFC, R5F564MGCxBG, R5F564MJDxFC, R5F564MJDxFC, R5F564MJDxFC, R5F564MJDxFC, R5F564MJCxBG, R5F564MJCxBG, R5F564MLDxBG, R5F564MLDxLC, R5F564MLDxBG, R5F564MLDxLC, R5F564MLCxLC

Table 2-3 Support Devices

Group (HW Manual number)	PIN	Device name
RX65N Group (R01UH0590EJ0210)	100pin	R5F565N9AxLJ, R5F565N9BxLJ, R5F565N9ExLJ, R5F565N9FxLJ, R5F565N7AxLJ, R5F565N7BxLJ, R5F565N7ExLJ, R5F565N7ExLJ, R5F565N4AxLJ, R5F565N4BxLJ, R5F565N4ExLJ, R5F565N4FxLJ, R5F565N9AxFP, R5F565N9BxFP, R5F565N9ExFP, R5F565N9FxFP, R5F565N7AxFP, R5F565N7BxFP, R5F565N7ExFP, R5F565N7FxFP, R5F565N4AxFP, R5F565N4BxFP, R5F565N4ExFP, R5F565N4FxFP, R5F565NCDxLJ, R5F565NCHxLJ, R5F565NCDxLJ, R5F565NCHxFP, R5F565NEDxFP
	144/145pin	R5F565N9AxFB, R5F565N9BxFB, R5F565N9ExFB, R5F565N9FxFB, R5F565N7AxFB, R5F565N7BxFB, R5F565N7ExFB, R5F565N7ExFB, R5F565N4AxFB, R5F565N4BxFB, R5F565N4ExFB, R5F565N4FxFB, R5F565NCHxFB, R5F565NCDxFB, R5F565NEHxFB, R5F565NEDxFB, R5F565N9AxLK, R5F565N9BxLK, R5F565N9ExLK, R5F565N7FxLK, R5F565N7AxLK, R5F565N7BxLK, R5F565N7ExLK, R5F565N4AxLK, R5F565N4BxLK, R5F565N4ExLK, R5F565N4ExLK, R5F565NCHxLK, R5F565NCDxLK
	176/177pin	R5F565NCHxBG, R5F565NCDxBG, R5F565NEHxBG, R5F565NEDxBG, R5F565NCHxFC, R5F565NCDxFC, R5F565NCHxLC, R5F565NCDxLC, R5F565NCHxLC, R5F565NEDxLC
RX651 Group (R01UH0590EJ0210)	64pin	R5F5651CHxFM,R5F56514FxFM, R5F5651EHxFM, R5F5651CDxFM, R5F56514FxBP, R5F56514BxFM, R5F56519FxBP, R5F5651CDxBP, R5F5651EDxBP, R5F5651EDxFM, R5F56517BxBP, R5F5651EHxBP, R5F56519BxBP, R5F56517FxBP, R5F5651CHxBP, R5F56517FxFM, R5F56517BxFM, R5F56517FxFM
	100pin	R5F56519AxLJ, R5F56519BxLJ, R5F56519ExLJ, R5F56519FxLJ, R5F56517AxLJ, R5F56517BxLJ, R5F56517ExLJ, R5F56517FxLJ, R5F56514AxLJ, R5F56514BxLJ, R5F56514ExLJ, R5F56514FxLJ, R5F56519AxFP, R5F56519BxFP, R5F56519ExFP, R5F56519FxFP, R5F56517AxFP, R5F56517BxFP, R5F56517ExFP, R5F56514AxFP, R5F56514BxFP, R5F56514ExFP, R5F56514FxFP
	144/145pin	R5F56519AxFB, R5F56519BxFB, R5F56519ExFB, R5F56519FxFB, R5F56517AxFB, R5F56517BxFB, R5F56517ExFB, R5F56517AxFB, R5F56514AxFB, R5F56514BxFB, R5F56514ExFB, R5F56514FxFB, R5F5651CDxFB, R5F5651CHxFB, R5F5651EDxFB, R5F5651EHxFB, R5F56519AxLK, R5F56519BxLK, R5F56519ExLK, R5F56517FxLK, R5F56517AxLK, R5F56517BxLK, R5F56517ExLK, R5F56514AxLK, R5F56514BxLK, R5F56514ExLK, R5F56514FxLK, R5F5651CDxLK, R5F5651CDxLK, R5F5651CDxLK, R5F5651CDxLK, R5F5651CDxLK, R5F5651CDxLK, R5F5651CDxLK
	176/177pin	R5F5651CDxBG, R5F5651CDxFC, R5F5651CHxBG, R5F5651CHxFC, R5F5651EDxBG, R5F5651EDxFC, R5F5651EHxBG, R5F5651EHxFC, R5F5651CDxLC, R5F5651CHxLC, R5F5651EDxLC, R5F5651EHxLC
RX66N Group	100pin	R5F566NNDxFP, R5F566NNHxFP, R5F566NDDxFP, R5F566NDHxFP
(R01UH0825EJ0100)	144pin	R5F566NNDxFB, R5F566NNHxFB, R5F566NDDxFB, R5F566NDHxFB
	145pin	R5F566NNDxLK, R5F566NNHxLK, R5F566NDDxLK, R5F566NDHxLK
	176pin	R5F566NNDxFC, R5F566NNHxFC, R5F566NDDxFC, R5F566NDHxFC, R5F566NNDxBG, R5F566NNHxBG, R5F566NDDxBG, R5F566NDHxBG
	244pin	R5F566NNDxBD, R5F566NNHxBD, R5F566NDDxBD, R5F566NDHxBD

Table 2-4 Support Devices

Group (HW Manual number)	PIN	Device name
RX66T Group	64pin	R5F566TAAxFM, R5F566TAExDFM, R5F566TEAxFM, R5F566TEExFM
(R01UH0749EJ0100)	80pin	R5F566TAAxFF, R5F566TAExFF, R5F566TEAxFF, R5F566TEExFF, R5F566TAAxFN, R5F566TAExFN, R5F566TEAxFN, R5F566TEExFN
	100pin	R5F566TKCxFP, R5F566TAExFP, R5F566TFFxFP, R5F566TFCxFP, R5F566TFExFP, R5F566TFBxFP, R5F566TFAxFP, R5F566TABxFP, R5F566TAFxFP, R5F566TAFxFP, R5F566TKFxFP, R5F566TKGxFP, R5F566TKAxFP, R5F566TKExFP, R5F566TEBxFP, R5F566TEExFP, R5F566TEAxFP, R5F566TEAxFP, R5F566TEAxFP, R5F566TEAxFP, R5F566TEAxFP
	112pin	R5F566TAAxFH, R5F566TAExFH, R5F566TEExFH, R5F566TEAxFH
	144pin	R5F566TKCxFB, R5F566TFGxFB, R5F566TFCxFB, R5F566TKGxFB
RX71M Group (R01UH0493EJ0110)	100pin	R5F571MLCxFP, R5F571MLDxFP, R5F571MLGxFP, R5F571MLHxFP, R5F571MJCxFP, R5F571MJDxFP, R5F571MJGxFP, R5F571MJHxFP, R5F571MGCxFP, R5F571MGDxFP, R5F571MGGxFP, R5F571MGHxFP, R5F571MFCxFP, R5F571MFDxFP, R5F571MFGxFP, R5F571MHHxFP, R5F571MLCxLJ, R5F571MLDxLJ, R5F571MLGxLJ, R5F571MLHxLJ, R5F571MJCxLJ, R5F571MJDxLJ, R5F571MJGxLJ, R5F571MJHxLJ, R5F571MGCxLJ, R5F571MGDxLJ, R5F571MGGxLJ, R5F571MGHxLJ, R5F571MFCxLJ, R5F571MFDxLJ, R5F571MFCxLJ, R5F571MFHxLJ
	144/145pin	R5F571MLCxLK, R5F571MLDxLK, R5F571MLGxLK, R5F571MLHxLK, R5F571MJCxLK, R5F571MJDxLK, R5F571MJGxLK, R5F571MJHxLK, R5F571MGCxLK, R5F571MGDxLK, R5F571MGGxLK, R5F571MGHxLK, R5F571MFCxLK, R5F571MFDxLK, R5F571MFGxLK, R5F571MFHxLK, R5F571MLCxFB, R5F571MLDxFB, R5F571MLGxFB, R5F571MJHxFB, R5F571MJCxFB, R5F571MJDxFB, R5F571MJGxFB, R5F571MGHxFB, R5F571MGCxFB, R5F571MGDxFB, R5F571MGGxFB, R5F571MGHxFB, R5F571MFCxFB, R5F571MFDxFB, R5F571MFGxFB, R5F571MFHxFB
	176/177pin	R5F571MLCxFC, R5F571MLDxFC, R5F571MLGxFC, R5F571MLHxFC, R5F571MJCxFC, R5F571MJDxFC, R5F571MJGxFC, R5F571MJHxFC, R5F571MGCxFC, R5F571MGDxFC, R5F571MGGxFC, R5F571MGHxFC, R5F571MFCxFC, R5F571MFDxFC, R5F571MFGxFC, R5F571MHxFC, R5F571MLCxLC, R5F571MLDxLC, R5F571MLGxLC, R5F571MLHxLC, R5F571MJCxLC, R5F571MJDxLC, R5F571MJGxLC, R5F571MJHxLC, R5F571MGCxLC, R5F571MGDxLC, R5F571MGGxLC, R5F571MGHxLC, R5F571MFCxLC, R5F571MFDxLC, R5F571MFGxLC, R5F571MHxLC, R5F571MLCxBG, R5F571MLDxBG, R5F571MLGxBG, R5F571MLHxBG, R5F571MJCxBG, R5F571MJDxBG, R5F571MJGxBG, R5F571MJHxBG, R5F571MGCxBG, R5F571MGDxBG, R5F571MGGxBG, R5F571MGHxBG, R5F571MFCxBG, R5F571MFDxBG, R5F571MFGxBG, R5F571MFHxBG
RX72M Group (R01UH0804EJ0100)	176pin	R5F572MNHxFC, R5F572MDDxBG, R5F572MNDxFC, R5F572MDHxBG, R5F572MDDxFC, R5F572MNHxBG, R5F572MNDxBG, R5F572MDHxFC
	224pin	R5F572MDDxBD, R5F572MDHxBD, R5F572MNHxBD, R5F572MNDxBD
RX72N Group	100pin	R5F572NNDxFP, R5F572NNHxFP, R5F572NDDxFP, R5F572NDHxFP
(R01UH0824EJ0100)	144pin	R5F572NNDxFB, R5F572NNHxFB, R5F572NDDxFB, R5F572NDHxFB
	145pin	R5F572NNDxLK, R5F572NNHxLK, R5F572NDDxLK, R5F572NDHxLK
	176pin	R5F572NNDxFC, R5F572NNHxFC, R5F572NDDxFC, R5F572NDHxFC, R5F572NNDxBG, R5F572NNHxBG, R5F572NDDxBG, R5F572NDHxBG
	224pin	R5F572NNDxBD, R5F572NNHxBD, R5F572NDDxBD, R5F572NDHxBD

Table 2-5 Support Devices

Group	PIN	Device name
(HW Manual number)		
RX72T Group (R01UH0803EJ0100)	100pin	R5F572TKExFP, R5F572TFFxFP, R5F572TKFxFP, R5F572TFGxFP, R5F572TKCxFP, R5F572TFBxFP, R5F572TFExFP, R5F572TFCxFP, R5F572TFAxFP, R5F572TKAxFP, R5F572TKBxFP, R5F572TKGxFP
	144pin	R5F572TKGxFB, R5F572TKCxFB, R5F572TFGxFB, R5F572TFCxFB

2.2 Support Components List

Below is a list of Components supported by the Smart Configurator for RX V2.5.0.

Table 2-6 Support Components (RX100, RX200 family)

o: Support, /: Non-support

	o 2 d oupport dompondino (177100) 177200 idininy)							T					
No	Components	Mode	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	8-Bit Timer	-	/	/	0	0	/	0	0	0	0	0	
2	CRC Calculator	-	0	0	0	0	0	0	0	0	0	0	
3	D/A Converter	-	/	0	0	0	0	0	/	0	0	0	
4	DMA Controller	-	/	/	/	/	/	0	0	/	0	/	
5	I2C Slave Mode	I2C mode	0	0	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	0	0	
6	I2C Master Mode	I2C mode	0	0	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	0	0	
7	LCD Controller		/	/	0	/	/	/	/	/	/	/	
8	PWM Mode Timer	PWM mode 1	0	0	0	0	0	0	0	0	0	0	
		PWM mode 2	0	0	0	0	0	0	0	0	0	0	
9	SCI/SCIF Clock Synchronous	Transmission	0	0	0	0	0	0	0	0	0	0	Note 1, 2
	Mode	Reception	0	0	0	0	0	0	0	0	0	0	Note 1, 2
		Transmission/Reception	0	0	0	0	0	0	0	0	0	0	Note 1, 2
10	SCI/SCIF Asynchronous Mode	Transmission	0	0	0	0	0	0	0	0	0	0	Note 1
		Reception	0	0	0	0	0	0	0	0	0	0	Note 1
		Transmission/Reception	0	0	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission	0	0	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Reception	0	0	0	0	0	0	0	0	0	0	Note 1
		Multi-processor	0	0	0	0	0	0	0	0	0	0	Note 1
		Transmission/Reception											
11	SPI Clock Synchronous Mode	Slave transmit/receive	0	0	0	0	0	0	0	0	0	0	
		Slave transmit only	0	0	0	0	0	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	0	0	0	0	0	0	
		Master transmit only	0	0	0	0	0	0	0	0	0	0	
12	SPI Operation Mode	Slave transmit/receive	0	0	0	0	/	0	0	0	0	0	
		Slave transmit only	0	0	0	0	/	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	/	0	0	0	0	0	
		Master transmit only	0	0	0	0	/	0	0	0	0	0	
		Multi-master transmit/receive	0	0	0	0	/	0	0	0	0	0	
		Multi-master transmit only	0	0	0	0	/	0	0	0	0	0	
13	Event Link Controller	-	/	0	0	0	/	0	0	/	0	/	
14	Watchdog Timer	-	0	0	0	0	/	0	0	0	0	0	
15	Clock Frequency Accuracy Measurement Circuit	-	0	0	0	0	0	0	0	0	0	0	

Note 1. Refer to No 2, 3 in Table 6-2 Note 2. Refer to No 4 in Table 6-2



Table 2-7 Support Components (RX100, RX200 family)

	1		1		_	1	_	1	1		_		T
No	Components	Mode	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
16	Group Scan Mode S12AD	-	0	0	0	0	0	0	0	0	0	0	
17	Comparator	-	/	/	0	0	0	0	/	/	0	/	
18	Compare Match Timer	-	0	0	0	0	0	0	0	0	0	0	
19	Single Scan Mode S12AD	-	0	0	0	0	0	0	0	0	0	0	
20	Smart Card Interface Mode	Transmission	0	0	0	0	0	0	0	0	0	0	
		Reception	0	0	0	0	0	0	0	0	0	0	
		Transmission/Reception	0	0	0	0	0	0	0	0	0	0	
21	Dead-time Compensation Counter	-	0	0	0	0	0	0	0	0	/	0	
22	Data Transfer Controller	-	0	0	0	0	0	0	0	0	0	0	Note 3
23	Data Operation Circuit		0	0	0	0	0	0	0	0	0	0	
24	Normal Mode Timer		0	0	0	0	0	0	0	0	0	0	
25	Buses	-	0	0	0	0	0	0	0	0	0	0	
26	Programmable Pulse Generator	-	/	/	/	/	/	/	/	/	/	/	
27	Ports	-	0	0	0	0	0	0	0	0	0	0	
28	Port Output Enable	-	/	0	0	0	0	0	0	0	0	0	
29	Real Time Clock	Binary Calendar	0	0	0	0	/	0	/	/	0	/	
30	Remote Control Signal Receiver	-	/	/	/	0	/	/	/	/	/	/	
31	Low-Power Timer	-	/	/	0	0	/	0	0	/	0	/	
32	Phase Counting Mode Timer	-	0	0	0	0	0	0	0	0	0	0	
33	Interrupt Controller	-	0	0	0	0	0	0	0	0	0	0	
34	General PWM Timer	Saw-wave PWM mode	/	/	/	/	/	/	/	0	/	0	Note 4
		Saw-wave one-shot pulse mode	/	/	/	/	/	/	/	0	/	0	Note 4
		Triangle-wave PWM mode 1	/	/	/	/	/	/	/	0	/	0	Note 4
		Triangle-wave PWM mode 2	/	/	/	/	/	/	/	0	/	0	Note 4
		Triangle-wave PWM mode 3	/	/	/	/	/	/	/	0	/	0	Note 4
35	Low Power Consumption	-	0	0	0	0	0	0	0	0	0	0	
36	Complementary PWM Mode Timer	Complementary PWM mode	/	0	0	0	0	0	0	0	0	0	
		Complementary PWM mode 2	/	0	0	0	0	0	0	0	0	0	
		Complementary PWM mode 3	/	0	0	0	0	0	0	0	0	0	
37	Continuous Scan Mode S12AD) <u> </u>	0	0	0	0	0	0	0	0	0	0	

Note 3. Refer to No 8 in Table 6-1 Note 4. Refer to No 1 in Table 6-1

Table 2-8 Support Components (RX100, RX200 family)

o: Support, /: Non-support

No	Components	Mode	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24	Remarks
38	Voltage Detection Circuit	-	0	0	0	0	0	0	0	0	0	0	
39	Delta-Sigma Modulator	Master	/	/	/	/	/	/	/	/	/	/	
	Interface	Slave	/	/	/	/	/	/	/	/	/	/	
40	Single Scan Mode DSAD	-	/	/	/	/	/	/	0	/	/	/	
41	Continuous Scan Mode DSAD	-	/	/	/	/	/	/	0	/	/	/	

Table 2-9 Support Components (RX600, RX700 family)

	- C 2-3 oupport components	(· · · · · · · · · · · · · · · · · · ·		1	1			1			- oupport, 7. Non-support
			RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	
No	Components	Mode		51							Remarks
1	8-Bit Timer	-	0	0	0	0	0	0	0	0	
2	CRC Calculator	-	0	0	0	0	0	0	0	0	
3	D/A Converter	-	0	0	0	0	0	0	0	0	
4	DMA Controller	-	0	0	0	0	0	0	0	0	
5	I2C Slave Mode	I2C mode	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	
6	I2C Master Mode	I2C mode	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	
7	LCD Controller		/	/	/	/	/	/	/	/	
8	PWM Mode Timer	PWM mode 1	0	0	0	0	0	0	0	0	
		PWM mode 2	0	0	0	0	0	0	0	0	
9	SCI/SCIF Clock Synchronous	Transmission	0	0	0	0	0	0	0	0	Note 1, 2
	Mode	Reception	0	0	0	0	0	0	0	0	Note 1, 2
		Transmission/Reception	0	0	0	0	0	0	0	0	Note 1, 2
10	SCI/SCIF Asynchronous Mode	Transmission	0	0	0	0	0	0	0	0	Note 1
		Reception	0	0	0	0	0	0	0	0	Note 1
		Transmission/Reception	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Reception	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission/Reception	0	0	0	0	0	0	0	0	Note 1
11	SPI Clock Synchronous Mode	Slave transmit/receive	0	0	0	0	0	0	0	0	
		Slave transmit only	0	0	0	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	0	0	0	0	
		Master transmit only	0	0	0	0	0	0	0	0	
12	SPI Operation Mode	Slave transmit/receive	0	0	0	0	0	0	0	0	
		Slave transmit only	0	0	0	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	0	0	0	0	
		Master transmit only	0	0	0	0	0	0	0	0	
		Multi-master	0	0	0	0	0	0	0	0	
		transmit/receive									
		Multi-master transmit only	0	0	0	0	0	0	0	0	
13	Event Link Controller	-	0	0	0	0	0	0	0	0	
14	Watchdog Timer	-	0	0	0	0	0	0	0	0	
15	Clock Frequency Accuracy Measurement Circuit	-	0	0	0	0	0	0	0	0	
13 14 15	Event Link Controller Watchdog Timer Clock Frequency Accuracy	Slave transmit only Master transmit/receive Master transmit only Multi-master transmit/receive	0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	

Note 1. Refer to No 2, 3 in Table 6-2 Note 2. Refer to No 4 in Table 6-2

Table 2-10 Support Components (RX600, RX700 family)

			_	_		l			l		. Support, 7. Non-support
			RX64M	RX65N, RX	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	
No	Components	Mode		RX651							Remarks
16	Group Scan Mode S12AD	-	0	0	0	0	0	0	0	0	
17	Comparator	-	/	/	/	0	/	0	/	0	
18	Compare Match Timer	-	0	0	0	0	0	0	0	0	
19	Single Scan Mode S12AD	-	0	0	0	0	0	0	0	0	
20	Smart Card Interface Mode	Transmission	0	0	0	0	0	0	0	0	
		Reception	0	0	0	0	0	0	0	0	
		Transmission/Reception	0	0	0	0	0	0	0	0	
21	Dead-time Compensation Counter	-	0	0	0	0	0	0	0	0	
22	Data Transfer Controller	-	0	0	0	0	0	0	0	0	Note 3
23	Data Operation Circuit	-	0	0	0	0	0	0	0	0	
24	Normal Mode Timer		0	0	0	0	0	0	0	0	
25	Buses	-	0	0	0	0	0	0	0	0	
26	Programmable Pulse Generator	-	0	0	0	/	0	/	0	/	
27	Ports	-	0	0	0	0	0	0	0	0	
28	Port Output Enable	-	0	0	0	0	0	0	0	0	
29	Real Time Clock	Binary	0	0	0	/	0	/	0	/	
		Calendar	0	0	0	/	0	/	0	/	
30	Remote Control Signal Receiver	-	/	/	/	/	/	/	/	/	
31	Low-Power Timer	-	/	/	/	/	/	/	/	/	
32	Phase Counting Mode Timer	-	0	0	0	0	0	0	0	0	
33	Interrupt Controller	-	0	0	0	0	0	0	0	0	
34	General PWM Timer	Saw-wave PWM mode	0	/	0	0	0	0	0	0	Note 4
		Saw-wave one-shot pulse mode	0	/	0	0	0	0	0	0	Note 4
		Triangle-wave PWM mode 1	0	/	0	0	0	0	0	0	Note 4
		Triangle-wave PWM mode 2	0	/	0	0	0	0	0	0	Note 4
		Triangle-wave PWM mode 3	0	/	0	0	0	0	0	0	Note 4
35	Low Power Consumption	-	0	0	0	0	0	0	0	0	
36	Complementary PWM Mode Timer	Complementary PWM mode	0	0	0	0	0	0	0	0	
		Complementary PWM mode 2	0	0	0	0	0	0	0	0	
		Complementary PWM mode 3	0	0	0	0	0	0	0	0	
37	Continuous Scan Mode S12AD	-	0	0	0	0	0	0		0	
	3 Refer to No 8 in Table 6-1	1			Ь					Ц	

Note 3. Refer to No 8 in Table 6-1 Note 4. Refer to No 1 in Table 6-1

 Table 2-11
 Support Components (RX600, RX700 family)

No	Components	Mode	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	Remarks
38	Voltage Detection Circuit	-	0	0	0	0	0	0	0	0	
39	Delta-Sigma Modulator	Master	/	/	/	/	/	0	/	/	
	Interface	Slave	/	/	/	/	/	0	/	/	
40	Single Scan Mode DSAD	-	/	/	/	/	/	/	/	/	
41	Continuous Scan Mode DSAD	-	/	/	/	/	/	/	/	/	

2.3 New support

2.3.1 Generate FIT software component settings conversion details in the migration report

From Smart Configurator for RX V2.5.0, migration report has been enhanced to list down the FIT software component settings conversion details.




Figure 2-1 FIT software component settings conversion details in migration report

2.3.2 A new context menu items have been added to allow multiple selection and assignment of pins

From Smart Configurator for RX V2.5.0, pin function has been enhanced to allow multiple selection and assignment of pins.




Figure 2-2 New context menu items for multiple selection and assignment

2.3.3 A preferences dialog has been added to allow pin errors and warnings to be escalated or ignored (Under Preference - Smart Configurator - Pin Errors/Warnings)

From Smart Configurator for RX V2.5.0, a new preference dialog has been added to allow pin errors and warnings to be escalated or ignored.




Figure 2-3 Pin Errors/Warnings preference dialog

2.3.4 FIT component (FIT module) pin settings are now automatically enabled to match the selected board when user select a board from smart configurator board page

From Smart Configurator for RX V2.5.0, when user select a board from board page the FIT component pin settings are now automatically enabled to match the selected board.

2.3.5 Added the capability for FIT component (FIT module) to declare library information and this information can be loaded to the build settings automatically for GCC and EWRX projects

From Smart Configurator for RX V2.5.0, FIT components can declare library information in the FIT xml file and the information can be loaded to the build settings automatically after code generation, this feature supports projects with GCC and EWRX complier.

2.3.6 Added sorting feature to component table in Overview page

From Smart Configurator for RX V2.5.0, the ordering of components in the "Overview" tab has been improved by showing all active components sorted in alphabetical order by default. It is also now possible to sort the components by version and configuration name by clicking on the table header.

2.3.7 Added the support for LPC note on transitions from high speed mode to low speed mode or low power consumption mode

From Smart Configurator for RX V2.5.0, ICLK frequency value checking and restoring codes have been added into R_{LPC Configuration name}_SoftwareStandby and R_{LPC Configuration name}_DeepSoftwareStandby APIs to support the LPC note on transitions from high speed mode to low speed mode or low power consumption mode for RX66N, RX72M, RX72N.

3. Changes

This chapter describes changes to the Smart Configurator for RX V2.5.0.

3.1 Correction of issues/limitations

Table 3-1 List of Correction of issues/limitations (RX100, RX200 Family) o: Applicable, /: Not Applicable

												-
No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Fixed the wrong input range issue for PLL frequency synthesizer	/	/	/	/	/	/	/	/	/	/	
2	Fixed the issue that conflict error is displayed for AVCC0 and AVSS0 pins	/	/	/	/	/	/	0	/	/	/	
3	Fixed the issue that section settings defined in the FIT xml will not automatically added into builder section for CCRX project under CS+ and EWRX project under IAR	0	0	0	0	0	0	0	0	0	0	
4	Fixed the issue that macro value of BSP_CFG_MCU_PART_PACKAGE is incorrect for 64-pin part numbers	/	/	/	/	/	/	/	/	/	0	RX24T only
5	Fixed the issue that wrong interrupts' priority codes are generated out for MTU7 TGIC7 and TGID7 interrupts	/	/	/	/	/	/	/	/	/	0	
6	Fixed the issue that AN109 compare level code is not generated out when using Single Scan Mode component	/	/	/	/	/	/	/	/	/	/	
7	Fixed the not performing read operation before writing TDER bit issue when accessing TDERA and TDERB register	0	0	0	0	0	0	0	0	0	0	
8	Fixed the loss of configuration setting issue when reloading old project with Single Scan Mode component	/	/	/	/	/	/	/	/	/	/	
9	Fixed the invalid FIT pin errors are displayed issue when a project is closed and re-opened	0	0	0	0	0	0	0	0	0	0	
10	Fixed the pin code is not generated out issue when AUDIO_MCLK pin is assigned in the Pins tab	/	/	/	/	/	/	/	/	/	/	
11	Fixed the incorrect "Used" status for group BL1 interrupt issue when enable/disable group BL1 interrupt in Single Scan Mode component	/	/	/	/	/	/	/	/	/	/	
12	Fixed unsuccessful CS setting conversion issue when changing device for BSC component	/	/	/	/	/	0	/	/	/	/	
13	Fixed the migration report content issue when changing device for RTC component	0	0	0	0	/	0	/	/	0	/	
14	Fixed the pin assignment reset issue after changing device	0	0	0	0	0	0	0	0	0	0	
15	Fixed the redundant MPC pin setting codes issue when using Smart Card component	/	/	/	/	/	/	/	/	/	/	
16	Fixed the initialize sequence issue when using Smart Card component	/	/	/	0	/	0	/	/	/	/	
17	Fixed the mutex action issue when input capture pins are not used in Compare Match Timer component	/	/	/	/	/	/	/	/	/	/	

18	Fixed the pins for VREFH0 and VREFHL0 are not automatically assigned issue when using Single Scan Mode component	/	/	/	/	/	/	/	/	/	/	
19	Fixed the icon unalignment issue in pin tab on high resolution monitor	0	0	0	0	0	0	0	0	0	0	
20	Fixed the SDCLK setting cannot be saved issue in the clock page	/	/	/	/	/	/	/	/	/	/	
21	Fixed the driver files cannot be generated out issue when using Complementary PWM Mode component	/	/	/	/	/	/	/	/	/	/	
22	Fixed the SDCLK pin setting codes cannot be generated out issue after changing device	/	/	/	/	/	/	/	/	/	/	

Table 3-2 List of Correction of issues/limitations (RX600, RX700 Family) o: Applicable, /: Not Applicable

	ible 3-2 List of Correction of Issues/iiii				`		-,			, , , , , , , , , , , , , , , , , , , ,
		RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	
No	Description		551							Remarks
1	Fixed the wrong input range issue for PLL frequency synthesizer	0	0	/	0	0	/	/	0	
2	Fixed the issue that conflict error is displayed for AVCC0 and AVSS0 pins.	/	/	/	/	/	/	/	/	
3	Fixed the issue that section settings defined in the FIT xml will not automatically added into builder section for CCRX project under CS+ and EWRX project under IAR	0	0	0	0	0	0	0	0	
4	Fixed the issue that macro value of BSP_CFG_MCU_PART_PACKAGE is incorrect for 64-pin part numbers	/	/	/	/	/	/	/	/	
5	Fixed the issue that wrong interrupts' priority codes are generated out for MTU7 TGIC7 and TGID7 interrupts	/	/	/	/	/	/	/	/	
6	Fixed the issue that AN109 compare level code is not generated out when using Single Scan Mode component	/	/	/	/	0	/	/	/	
7	Fixed the not performing read operation before writing TDER bit issue when accessing TDERA and TDERB register	0	0	0	0	0	0	0	0	
8	Fixed the loss of configuration setting issue when reloading old project with Single Scan Mode component	/	0	/	/	/	/	/	/	
9	Fixed the invalid FIT pin errors are displayed issue when a project is closed and re- opened	0	0	0	0	0	0	0	0	
10	Fixed the pin code is not generated out issue when AUDIO_MCLK pin is assigned in the Pins tab	0	/	/	/	/	/	/	/	
11	Fixed the incorrect "Used" status for group BL1 interrupt issue when enable/disable group BL1 interrupt in Single Scan Mode component	/	/	/	/	0	/	/	/	
12	Fixed unsuccessful CS setting conversion issue when changing device for BSC component	0	0	0	0	0	0	0	0	
13	Fixed the migration report content issue when changing device for RTC component	0	0	0	/	0	0	0	0	

14	Fixed the pin assignment reset issue after changing device	0	0	0	0	0	0	0	0	
15	Fixed the redundant MPC pin setting codes issue when using Smart Card component	0	/	/	/	/	/	/	/	
16	Fixed the initialize sequence issue when using Smart Card component	/	/	/	/	/	/	/	/	
17	Fixed the mutex action issue when input capture pins are not used in Compare Match Timer component	0	0	/	/	/	/	/	/	
	Fixed the pins for VREFH0 and VREFHL0 are not automatically assigned issue when using Single Scan Mode component	0	/	/	/	/	/	/	/	
	Fixed the icon unalignment issue in pin tab on high resolution monitor	0	0	0	0	0	0	0	0	
20	Fixed the SDCLK setting cannot be saved issue in the clock page	0	0	/	/	0	/	/	/	
21	Fixed the driver files cannot be generated out issue when using Complementary PWM Mode component	0	/	/	/	/	/	/	/	
22	Fixed the SDCLK pin setting codes cannot be generated out issue after changing device	0	0	/	/	0	0	/	/	

3.1.1 Fixed the wrong input range issue for PLL frequency synthesizer

The input range for PLL frequency synthesizer is wrong when PLL uses main clock as its input clock and main clock oscillator source is configurated to external oscillator, this issue has been fixed from SC for RX V2.5.0

3.1.2 Fixed the issue that conflict error is displayed for AVCC0 and AVSS0 pins

When DSAD and S12AD uses at the same time, conflict error is displayed for AVCC0 and AVSS0 pins, this issue has been fixed from SC for RX 2.5.0

3.1.3 Fixed the issue that section settings defined in the FIT xml will not automatically added into builder section for CCRX project under CS+ and EWRX project under IAR

When using FIT modules, section settings defined in the FIT xml will not automatically added into builder section after code generation for CCRX project under CS+ and EWRX project under IAR, this issue has been fixed from SC for RX 2.5.0

3.1.4 Fixed the issue that macro value of BSP_CFG_MCU_PART_PACKAGE is incorrect for 64-pin part numbers

When create project with two RX24T 64-pin part numbers: R5F524TAAxFK and R5F524T8AxFK, macro value of BSP_CFG_MCU_PART_PACKAGE is generated out wrongly in r_bsp_config.h, this issue has been fixed from SC for RX 2.5.0

3.1.5 Fixed the issue that wrong interrupts' priority codes are generated out for MTU7 TGIC7 and TGID7 interrupts

When using MTU7 TGIC7 and TGID7 interrupts in Normal Mode Timer and PWM Mode Timer components, wrong interrupts' priority codes are generated out for TGIC7 and TGID7, this issue has been fixed from SC for RX 2.5.0

3.1.6 Fixed the issue that AN109 compare level register code is not generated when using Single Scan Mode component

When AN109 window comparation function is used in Single Scan Mode component, the compare level register setting code is not generated out, this issue has been fixed from SC for RX 2.5.0

3.1.7 Fixed the not performing read operation before writing TDER bit issue when accessing TDERA and TDERB register

When writing TDER bit of TDERA and TDERB registers in Complementary PWM Mode component, a read operation was missed to executed, this issue affects MTU channel 3 and 6, it has been fixed from SC for RX 2.5.0

3.1.8 Fixed the loss of configuration setting issue when reloading old project with Single Scan Mode component

When using SC for RX 2.4.0 to reload project created in SC for RX 2.3.1 backwards, Single Scan Mode component configuration settings will be lost, this issue has been fixed from SC for RX 2.5.0

3.1.9 Fixed the invalid FIT pin errors are displayed issue when a project is closed and re-opened

When FIT pins are configured to be used in the FIT component and then configured to be unused, invalid pin error messages will pop up from the configuration problem view after project is reopened, this issue has been fixed from SC for RX 2.5.0



3.1.10 Fixed the pin code is not generated out issue when the AUDIO_MCLK pin is assigned in the Pins tab

When AUDIO_MCLK pin is assigned in the Pins tab, its pin code is not generated out in the pin.c file after code generation, this issue has been fixed from SC for RX 2.5.0

3.1.11 Fixed the incorrect "Used" status for group BL1 interrupt issue when enable/disable group BL1 interrupt in Single Scan Mode component

When checked/unchecked group BL1 interrupt in Single Scan Mode component, group BL1 interrupt "Used" status on the "Show used interrupt" view of interrupt tab will be incorrect, this issue has been fixed from SC for RX 2.5.0

3.1.12 Fixed unsuccessful CS setting conversion issue when changing device for BSC component

When changing device for BSC component, CS setting will not be ported over successfully, this issue has been fixed from SC for RX 2.5.0

3.1.13 Fixed the migration report content issue when changing device for RTC component

When changing device for RTC component, the migration report contains both binary mode and calendar mode settings regardless which mode is chosen, this issue has been fixed from SC for RX 2.5.0

3.1.14 Fixed the pin assignment reset issue after changing device

When changing device, the pin assignment will not be kept to the existing pin assignment even it is still valid, this issue has been fixed from SC for RX 2.5.0

3.1.15 Fixed the redundant MPC pin setting codes issue when using Smart Card component

When using Smart Card component, MPC pin setting codes will be generated out in the R_< Smart Card configuration name >_Send API, this issue has been fixed from SC for RX 2.5.0

3.1.16 Fixed the initialize sequence issue when using Smart Card component

When using Smart Card component, initialization codes for SMIF bit of SCMR register and IICM bit of SIMR1 register are generated after error flag checking codes, this issue has been fixed from SC for RX 2.5.0

3.1.17 Fixed the mutex action issue when input capture pins are not used in Compare Match Timer component

When input capture pins (TCIn, n= 0 to 3) are not used in Compare Match Timer component, the corresponding counter clear item "CMWCNT is cleared by CMWICRn" is still valid for selection, this issue has been fixed from SC for RX 2.5.0

3.1.18 Fixed the pins for VREFH0 and VREFHL0 are not automatically assigned issue when using Single Scan Mode component

When using Single Scan Mode component and S12AD channel 0, the pins for VREFH0 and VREFHL0 are not automatically assigned, this issue has been fixed from SC for RX 2.5.0

3.1.19 Fixed the icon unalignment issue in pin tab on high resolution monitor

When using Smart Configurator on high resolution monitor(4K), the icons in the pin tab will be unaligned, this issue has been fixed from SC for RX 2.5.0



3.1.20 Fixed the SDCLK setting cannot be saved issue in the clock page

When configuring SDCLK on the clock page, its checking status cannot be saved successfully thus cannot be restored when reload the project, this issue has been fixed from SC for RX 2.3.0 onwards

3.1.21 Fixed the driver files cannot be generated out issue when using Complementary PWM Mode component

When using Complementary PWM Mode component, if allocate its unused interrupts' vector number to General PWM Timer component interrupts in the interrupt page, its driver files cannot be generated out after pressing [Generate Code] button, this issue has been fixed from SC for RX 2.3.0 onwards

3.1.22 Fixed the SDCLK pin setting codes cannot be generated out issue after changing device

After changing device, if press [Generate Code] button immediately without opening clock page, the SDCLK pin setting codes will not be generated out in the clock initialization codes in the R_CGC_Create API, this issue has been fixed from SC for RX 2.5.0

3.2 Specification changes

Table 3-3 List of Specification changes (RX100, RX200 family)

o: Applicable, /: Not Applicable

No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Changed the behavior for handling missing FIT modules in the /FITModules folder	0	0	0	0	0	0	0	0	0	0	
2	Added new item "Trigger source deselected" into combo list of start trigger source group A & group B for S12A/D group scan mode	/	/	/	0	/	/	/	/	/	/	
3	Backup the old BSP source codes into trash folder when there is a BSP component version change	0	0	0	0	0	0	0	0	0	0	
4	Changed the generated codes for TDER/TRWER register clear operation	0	0	0	0	0	0	0	0	0	0	
5	Switched the pin codes generation sequence for PFS and PODR registers in Smart Card component	/	/	/	0	/	/	/	/	/	/	
6	Initialized POECR2 register to 0 when Port Output Enable component is not used	/	0	0	0	0	0	0	0	0	0	
7	Changed the RAM origin address from 0x00 to 0x04 for linker script file	0	0	0	0	0	0	0	0	0	0	

Table 3-4 List of Specification changes (RX600, RX700 family)

o: Applicable, /: Not Applicable

No	Description	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N		Remarks
1	Changed the behavior for handling missing FIT modules in the /FITModules folder	0	0	0	0	0	0	0	0	
2	Added new item "Trigger source deselected" into combo list of start trigger source group A & group B for S12A/D group scan mode	/	/	/	/	/	/	/	/	
3	Backup the old BSP source codes into trash folder when there is a BSP component version change	0	0	0	0	0	0	0	0	
4	Changed the generated codes for TDER/TRWER register operation	0	0	0	0	0	0	0	0	
5	Switched the pin codes generation sequence for PFS and PODR registers in Smart Card component	/	0	/	/	/	/	/	/	
6	Initialized POECR2 register to 0 when Port Output Enable component is not used	0	0	0	0	0	0	0	0	
7	Changed the RAM origin address from 0x00 to 0x04 for linker script file	0	0	0	0	0	0	0	0	

3.2.1 Change the behavior for handling missing FIT modules in the /FITModules folder

The behavior on how to handle the missing FIT modules in the /FITModules folder when perform code generation has been improved. Previously, if a FIT module cannot be found in the /FITModules folder, the component source will be removed from the user project when the [Generate Code] button is pressed; now, the component source will be kept in the user project even if the FIT module cannot be found.

3.2.2 Added new item "Trigger source deselected" into combo list of start trigger source group A & group B in S12A/D group scan mode

New item "Trigger source deselected" was added into combo list of start trigger source group A and start trigger source group B in S12A/D group scan mode, 3Fh will be set to TRSA [5:0] and TRSB [5:0] bits of ADSTRGR register respectively if this new item is selected for start trigger source group A and start trigger source group B.




Figure 3-1 Start trigger source (Group A) comp list




Figure 3-2 Start trigger source (Group B) comp list

When "Trigger source deselected" selected as the start trigger source, the generated code is as follows.

Location:

Source file: < S12A/D group scan mode configuration name >.c Create API Function: R_< S12A/D group scan mode configuration name >_Create

```
* Function Name: R Config S12AD0 Create
* Description : This function initializes the S12AD0 channel
* Arguments
           : None
* Return Value : None
                void R_Config_S12AD0_Create(void)
   /* Cancel S12AD0 module stop state */
   MSTP(S12AD) = 0U;
   /* Set AD conversion start trigger sources */
   S12AD.ADSTRGR.WORD = 0x003FU \mid 0x3F00U;
   S12AD.ADGCTRGR.BYTE |= (_00_AD_GROUPC_DISABLE);
   S12AD.ADDISCR.BYTE = _00_AD_DISCONECT_UNUSED;
   . . .
   R_Config_S12AD0_Create_UserInit();
}
```

3.2.3 Backup the old BSP source codes into trash folder when there is a BSP component version change

When a BSP component version is changed, the old source will now be moved to the trash folder automatically when the [Generate Code] button is pressed (if user enables trash feature).

3.2.4 Changed the generated codes for TDER/TRWER register operation

The generated codes for TDER/TRWER register clear operation has been enhanced, it involves with Normal Mode Timer, PWM Mode Timer and complementary PWM Mode Timer components.

- For the TDER register, when writing TDER bit to 0, removed the checking condition that TDER bit is equal to 1
- For the TRWER register, when writing RWE bit to 0, removed the checking condition that RWE bit is equal to 1; and when writing RWE bit to 1, changed from byte access to bit access

3.2.5 Switched the pin code generation sequence for PFS and PODR registers in Smart Card component

Pin codes generation sequence for PFS register and PODR register is switched in the initialization codes of Smart Card component. Previously, PODR register is set first and then PFS register; now PFS register is set first then PODR register.

3.2.6 Initialized POECR2 register to 0 when Port Output Enable component is not used

When Port Output Enable component is not used, codes have been added into r_cg_hardware_setup.c file to initialize PECR2 register to 0 because some pins are set to high impedance control right after reset.

3.2.7 Changed the RAM origin address from 0x00 to 0x04 for linker script file

When creating Smart Configurator GCC project, the RAM area origin address has been changed from 0x00 to 0x04 in the linkscript.ld file.



4. List of RENESAS TOOL NEWS AND TECHNICAL UPDATE

Below is a list of notifications delivered by RENESAS TOOL NEWS and TECHNICAL UPDATE.

Issue date	Document No.	Description	Applicable MCUs	Fixed version
Sep. 1, 2017	R20TS0198	When using the I2C bus interface in slave mode https://www.renesas.com/search/keyword-search.html#genre=document&q=R20TS0198	RX130, RX64M, RX651, RX65N	V1.3.0
Apr. 1, 2018	R20TS0294	When using the bus for peripheral functions https://www.renesas.com/search/keyword-search.html#genre=document&q=R20TS0294	RX230, RX231	V1.4.0
Oct. 01, 2018	R20TS0351	Setting TPU0 channel of PWM Mode Timer https://www.renesas.com/search/keyword- search.html#genre=document&q=R20TS0351	RX65N, RX651, RX64M	V1.5.0
Feb.01, 2019	R20TS0401	Point for caution when using the GTIOCnm pin (n = 0 to 9, m = A, B) of the general PWM timer (GPTW) as a hardware source https://www.renesas.com/search/keyword-search.html#genre=document&q=R20TS0401	RX66T	V2.1.0
Apr.16, 2019	R20TS0425	When using the I2C bus interface in master mode https://www.renesas.com/search/keyword-search.html#q=R20TS0425	RX110, RX111, RX113, RX130, RX230, RX231, RX23T, RX24T, RX24U, RX65M, RX65N, RX65N,	V2.2.0
Jun.01, 2019	R20TS0434	When using self-diagnosis function of 12-bit A/D converter in Single Scan Mode When using Serial Peripheral Interface clock synchronous mode in slave transmit When using I2C Bus Interface with Fast-mode Plus enabled https://www.renesas.com/search/keyword-search.html#q=R20TS0434	RX230, RX231, RX66T, RX72T, RX64M, RX651, RX65N,	V2.2.0
Jun.16, 2019	R20TS0436	When using general PWM timer https://www.renesas.com/search/keyword-search.html#q=R20TS0436	RX66T, RX72T	V2.2.0

Issue date	Document No.	Description	Applicable MCUs	Fixed version
Aug.01, 2019	R20TS0466	When using the NACK reception transfer suspension function on the I²C bus interface https://www.renesas.com/search/keyword-search.html#q=R20TS0466	RX110, RX111, RX113, RX130, RX230, RX231, RX23T, RX24T, RX24T, RX65N, RX651, RX65N, RX65N, RX71M, RX72M, RX72M,	V2.3.0
Sep.17, 2019	R20TS0477	When Using the Automatic Adjustment Function for Time Error Adjustment on the Realtime Clock https://www.renesas.com/search/keyword-search.html#q=R20TS0477	RX110, RX111, RX113, RX130, RX230, RX231, RX64M, RX651, RX65N	V2.4.0
Dec.16, 2019	R20TS0522	1. When using temperature sensor output or internal reference voltage for comparison function on S12AD components (Single Scan Mode, Group Scan Mode and Continuous Scan Mode) 2. When using calendar mode API to set counter value on RTC component 3. When using window B for comparison function on S12AD Continuous Scan Mode component 4. When using double trigger mode on S12AD Single Scan Mode component https://www.renesas.com/search/keyword-search.html#q=R20TS0522	RX64M, RX651, RX65N, RX66T, RX71M, RX72M, RX72T	V2.4.0
Feb. 01, 2020	R20TS0546	When using the PLL frequency synthesizer of the clock https://www.renesas.com/search/keyword-search.html#q=R20TS0546	RX64M, RX651, RX65N, RX66T, RX71M,	V2.5.0

Mar. 16, 2020	R20TS0555	1. When using the TGIC7 and TGID7 interrupts in Normal Mode Timer or PWM Mode Timer 2. When creating a project with RX24T 64-pin FK packages 3. When using compare level of AN109 in Single Scan Mode S12AD https://www.renesas.com/search/keyword-search.html#q= R20TS0555	RX24T, RX24U, RX71M	V2.5.0
Apr.03, 2020	TNRXA0222	Errata to RX72N Group User's Manual: Hardware Rev.1.00 https://www.renesas.com/search/keyword-		

5. Points for Limitation

This section describes points for limitation regarding the Smart Configurator for RX V2.5.0. Please refer to a document of each module about a caution of a FIT module.

5.1 List of Limitation

Table 5-1 List of Limitation (RX100, RX200 family)

o: Applicable, /: Not Applicable

	· · ·			,,								
No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Note on using Delta-sigma A/D convertor's stop API when synchronized start feature is enabled	/	/	/	/	/	/	0	/	/	/	
2	Note on pin checking status on pin tab when running Smart Configurator on 64-bit OS	0	0	0	0	0	0	0	0	0	0	
3	Note on using multiplex function pins on r_sci_rx FIT module	0	0	0	0	0	0	0	0	0	0	
4	Note on section settings while using FIT module	0	0	0	0	0	0	0	0	0	0	
5	Note on LCD clock source unused status setting on clock page	/	/	0	/	/	/	/	/	/	/	
6	Note on the frequency setting of main clock oscillator on clock page	/	/	/	/	/	0	/	/	0	/	
7	Note on the analog voltage settings after changing device	/	/	/	/	/	/	/	/	/	/	
8	Note on the DTC vector base address range when using DTC component	/	/	/	/	/	0	/	/	/	/	

Table 5-2 List of Limitation (RX600, RX700 family)

o: Applicable, /: Not Applicable

	,									
No	Description	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N		Remarks
1	Note on using Delta-sigma A/D convertor's stop API when synchronized start feature is enabled	/	/	/	/	/	/	/	/	
2	Note on pin checking status on pin tab when running Smart Configurator on 64- bit OS	0	0	0	0	0	0	0	0	
3	Note on using multiplex function pins on r_sci_rx FIT module	0	0	0	0	0	0	0	0	
4	Note on section settings while using FIT module	0	0	0	0	0	0	0	0	
5	Note on LCD clock source unused status setting on clock page	/	/	/	/	/	/	/	/	
6	Note on the frequency setting of main clock oscillator on clock page	/	/	/	/	/	/	/	/	
7	Note on the analog voltage settings after changing device	/	/	/	0	/	/	/	0	
8	Note on the DTC vector base address range when using DTC component	/	0	/	/	/	/	/	/	

5.2 Details of Limitation

5.2.1 Note on using Delta-sigma A/D convertor's stop API when synchronized start feature is enabled

When synchronized feature is enabled, codes for selecting a software trigger and disabling the inter-unit synchronized start function are missing, please add the codes for setting TRGMD bit and SYNCST bit to 0 manually before stopping auto scan operation.

5.2.2 Note on pin checking status on the pin tab when running Smart Configurator on 64-bit OS

When running Smart Configurator on 64-bit OS, the top pin (e.g. A0) check status will be incorrect after the following operations.

- Perform a search operation by keying in a pin function name in the search bar of pin tab and the enabled status for this pin function is checked
- Deleted the pin function name from the search bar to restore the pin function list default sequence
- Observe the top pin enabled status, it is checked which is unexpected

5.2.3 Note using multiplex function pins on r_sci_rx FIT modules

When using FIT modules r_sci_rx, conflict checking mechanism is incorrect for multiplex function pins (e.g. RXD1/SMISO, TXD1/SMOSI), please ignore the error and warning related to these pin functions.

5.2.4 Note on section settings while using FIT modules

When using FIT modules, section settings defined in the FIT xml will be automatically added into builder section after code generation, but this feature is only supported for CCRX project under e² studio, it is not supported for GNURX project under e² studio, user needs to add the section setting manually to avoid build error.

5.2.5 Note on LCD clock source unused status setting on clock page

When using FIT BSP 5.20 onwards, the LCD clock source (LCDSRCCLK) unused status setting (LCD clock source checkbox is unchecked) on the clock page will not reflect to the corresponding macro value for BSP_CONFIG_LCD_CLOCK_SOURCE in the r_bsp_config.h after code generation, please manually correct the BSP_CONFIG_LCD_CLOCK_SOURCE macro value to 0x05 after each code generation.

5.2.6 Note on the frequency setting of main clock oscillator on clock page

When configuring the main clock frequency on clock page, the following restriction is not supported: main clock oscillator frequency should be set to 4, 6, 8 or 12 MHz when oscillating USB-Dedicated PLL at 48 MHz and the PLL at 54 MHz

5.2.7 Note on the analog voltage settings after changing device

After changing device, the analog voltage settings on the source device cannot be ported over successfully to destination device, default settings will be applied on the destination device.

5.2.8 Note on the DTC vector base address range when using DTC component

When using DTC component, the DTC vector base address range on the 'Base setting' tab is incorrect for some device packages:

- RX230/231 device packages with 32 Kbytes RAM capacity;
 Expected range: 0x00000000 ~ 0x00007C00
 Current range: 0x00000000 ~ 0x0000FC00
- RX651/N device packages with 640 Kbytes RAM capacity;
 Expected range: 0x00000000 ~ 0x0003FC00 and 0x00800000 ~ 0x0085FC00
 Currently range: 0x00000000 ~ 0x0003FC00 only



6. Points for Caution

This section describes points for caution regarding the Smart Configurator for RX V2.5.0. Please refer to a document of each module about a caution of a FIT module.

6.1 List of Caution

Table 6-1 List of Caution (RX100, RX200 Family)

o: Applicable, /: Not Applicable

No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Note on configuring GPT interrupt	/	/	/	/	/	/	/	/	/	0	
2	Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchronous Mode	0	0	0	0	0	0	0	0	0	0	
3	Note on using only reception in SCI Clock Synchronous Mode	0	0	0	0	0	0	0	0	0	0	
4	Notes on using high transfer speed in SCIF Synchronous Mode	/	/	/	/	/	/	/	/	/	/	
5	Note on device change functionality	0	0	0	0	0	0	0	0	0	0	
6	Note on using Smart Configurator for RTOS project	/	/	/	0	/	0	/	/	/	/	Refer to FreeRTOS packages
7	Note on using Smart Configurator for GCC project in e ² studio 7.4.0	0	0	0	0	0	0	0	0	/	0	
8	Note on using Data Transfer Controller	/	/	/	/	0	/	0	/	/	/	
9	Note on Ports setting when using S12AD components	0	/	0	0	/	/	/	/	0	/	

Table 6-2 List of Caution (RX600, RX700 Family)


o: Applicable, /: Not Applicable


										o. Applicable, /. Not Applicable
No	Description	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N		Remarks
1	Note on configuring GPT interrupt	0	/	0	0	0	0	0	0	
2	Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchronous Mode	0	0	0	0	0	0	0	0	
3	Note on using only reception in SCI Clock Synchronous Mode	0	0	0	0	0	0	0	0	
4	Notes on using high transfer speed in SCIF Synchronous Mode	0	/	/	/	0	/	/	/	
5	Note on device change functionality	0	0	0	0	0	0	0	0	
6	Note on using Smart Configurator for RTOS project	0	0	0	0	0	0	0	0	Refer to FreeRTOS packages
7	Note on using Smart Configurator for GCC project in e ² studio 7.4.0	0	0	0	0	0	/	0	0	
8	Note on using Data Transfer Controller	/	0	0	/	/	0	0	/	
9	Note on Ports setting when using S12AD components	0	0	0	/	0	0	0	/	

6.2 Details of Caution

6.2.1 Note on configuring GPT interrupts

The GPT interrupts are not specified as the Software Configurable Interrupt in the initial state even after the GPT interrupts are configured by GPT component. To specify GPT interrupts as Software Configurable Interrupt source, release unused Software Configurable interrupt source on the Interrupt sheet and allocate GPT interrupts instead.








Figure 6-1 How to allocate GPT interrupt vector number

6.2.2 Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchronous Mode

Sequence of setting SCR.TE bit does not follow the usage note in User's Manual: Hardware. Instead, SCR.TE bit is set to 1 after changing the pin function to TXDn. Output of TXDn pin becomes high impedance.

Please connect a pull-up resistor to the TXDn line, prevent the TXDn line from becoming high impedance.

6.2.3 Note on using only reception in SCI Clock Synchronous Mode

In SCI Clock Synchronous Mode using internal clock, if only reception is enabled in high communication speed, extra clocks are generated even though reception has been completed. This is due to the delay in disabling RE to stop the clock after the desired number of data is received.

To prevent this issue, select Transmission/Reception work mode when using Smart Configurator. Use "R_<Configuration Name>_Serial_Send_Receive" function instead of "R_<Configuration Name>_Serial_Receive". The same number of data for tx_num and rx_num should be specified. Disable TXDn pin in Smart Configurator Pins page and send dummy data if transmission is not required.

There will be warnings when TXDn pin is disabled. These warnings can be ignored as TXDn pin is not intended to be used originally.




Figure 6-2 Ignore warnings when TXDn pin is disabled (Example with TXD0)

6.2.4 Note on using high transfer speed in SCIF Synchronous Mode

If the number of reception data specified for the API ($R_{configuration} = R_{configuration} = R_{confi$

(Reception Data Size) = n * (Reception FIFO threshold) (n=1,2,3,,,,)

extra clock generation may occur after the desired number of data is received in high communication speed when using internal clock.

To prevent this issue, specify the reception data size and reception FIFO threshold that satisfy the formula.



6.2.5 Note on device change functionality

Save project settings before performing change device operation. After change device, perform these operations:

- 1. Visual check on Components window and Configuration Problems window. Resolve error and conflicts if there is any.
- 2. Check each component and converted settings.
- 3. Re-generate codes.

6.2.6 Note on using Smart Configurator for RTOS project

When using Smart Configurator for RTOS project, only FIT modules are supported. From Smart Configurator for RX V2.2.0, all FIT modules are displayed in "Add component" dialog by default.

6.2.7 Note on using Smart Configurator for GCC project in e² studio 7.4.0

When using default options to create new "GCC for Renesas RX Executable Project" with Smart Configurator in e² studio 7.4.0, build error occurs.

```
C:\example\src\smc_gen\r_bsp/mcu/all/r_bsp_common.h:55:24:
fatal error: stdbool.h: No such file or directory
```

As workaround, use e² studio 7.5.0 to create new "GCC for Renesas RX Executable Project" with Smart Configurator.

6.2.8 Note on using Data Transfer Controller

Smart Configurator does not support sequence transfer, write-back skip, write-skip disable and displacement addition features.

6.2.9 Note on Ports setting when using S12AD components

Some pins cannot be configured as output pin when S12AD components (Single Scan Mode, Continuous Scan Mode and Group Scan Mode) are used. For more information, refer to User's Manual: Hardware of the affected groups, "12-Bit A/D Converter" chapter, "Pin Setting When Using the 12-bit A/D Converter" usage note. From SC for RX 2.4.0, this note has been highlighted on the top GUI of S12AD components.

Device groups	Port pins
RX110, RX113	P40 to P44, P46
RX113	P40 to P44, P46
	P90 to P92
RX130, RX23W	P40 to P47
RX64M, RX651, RX65N, RX66N,	P00 to P02, P03, P05, P07
RX71M, RX72M, RX72N	P40 to P47
	P90 to P93
	PD0 to PD7
	PE0 to PE7

Revision History

		Descript	ion
Rev.	Date	Page	Summary
2.20	Jul.22.19	33	Create new
2.21	Oct.08.19	44	Update to Rev.2.2.1
2.30	Nov.05.19	27	Update to Rev.2.3.0
2.40	Jan.20.20	35	Update to Rev.2.4.0
2.50	Apr.20.20	42	Update to Rev.2.5.0

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not quaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.