PRODUCT CHANGE NOTICE

Data Sheet Specification Change for Intersil Product ISL78600ANZ*

Refer to: PCN13051

Date: September 24, 2013



September 24, 2013

To: Our Valued Intersil Customer

Subject: Data Sheet Specification Change for Intersil Product ISL78600ANZ and ISL78600ANZ-T

This notice is to inform you that Intersil has changed the data sheet specification for the ISL78600ANZ* product. The changes align the data sheet with the product characteristics and consist of the following:

- a. Updated Theta JA from 42 to 49 (C/W).
- b. Added note 11 to the following parameters in the electrical table: Initial Cell Monitor Voltage Error (Delta V_{CELL}) and VBAT Monitor Voltage Error (Delta V_{BAT})
- c. Modified electrical performance for V_{REF} Reference Accuracy Test (V_{RACC}), Cell Input Current (I_{VCELL}), Open Wire Current (I_{ow}) and Cell Balance Output Leakage in Shutdown (I_{CBSD})
- d. Added Typical Performance Curve (figure 4B): Maximum Cell Reading Error from 114 Evaluations Boards At 3.3V, +25°C.
- e. Updated Definitions for Shutdown Mode in "Power Modes" on page 24 and "Reset" on page 44.
- f. Updated recommendation for C1 with respect to Daisy Chain Clock Rates (Table 50)
- g. Replaced "Measurement and Communication Timing" Section with new sections on "Communication and Measurement Diagrams", "Communication and Measurement Timing Tables" with new figures and tables to offer more clarity and flexibility in communication and measurement timing calculations.

Details regarding the changes to the electrical tables (a – c above) are contained on the following pages. The updated data sheet is under NDA control for individual customers only, please contact Intersil Product Line for a copy of the updated datasheet. Product Line contacts are:

 Niall Lyne
 nlyne@intersil.com

 Gary MacDonald gmacdonald@intersil.com

There will be no change in the external marking of the packaged parts.

Intersil will take all necessary actions to conform to agreed upon customer requirements and to ensure the continued high quality and reliability of Intersil products being supplied. Customers may expect to receive product as outlined in the revised data sheet beginning ninety days from the date of this notice or earlier with approval.

If you have concerns with this notice, Intersil must hear from you promptly. Please contact the nearest Intersil Sales Office or call the Intersil Corporate line at 1-888-468-3774, in the United States, or 1-321-724-7143 outside of the United States.

Regards,

louvell

Jeffrey Touvell Intersil Corporation

CC: W. Choroco N. Lyne G. MacDonald

C. Lister



PCN13051

PCN13051 - New Data Sheet

ISL78600

Absolute Maximum Ratings

Unless otherwise specified. With respect to VSS.

		04 Lu TUFF Fachage (Notes 5, 0)
DIN, SCLK, CS, DOUT, Data Ready, Comms Sel	ect n,	Max Continuous Package Power Dissipatio
ExTn, TEMPREG, REF, V3P3, VCC, Fault,		Storage Temperature
Comms Rate n, Base, EN, VDDEXT	0.2V to 4.1V	Max Operating Junction Temperature
V2P5	-0.2V to 2.9V	Pb-Free Reflow Profile (*)
VBAT	0.5V to 63V	
Dhi1, DLo1, DHi2, DLo2	0.5V to (VBAT + 0.5V)	Become and a domestic of
VC0	-0.5V to + 9.0V	Recommended Operating
VC1	-0.5V to + 18V	T _A , Ambient Temperature Range
VC2		V _{BAT}
VC3		V _{BAT} (Daisy Chain Operation)
VC4	-0.5V to + 27V	VCn (for $n = 1$ to 12).
VC5		Vc0
VC6	-0.5V to + 36V	CBn (for n = 1 to 9)
VC7	-0.5V to + 45V	CBn (for n = 10 to 12).
VC8		DIN, SCLK, CS, DOUT, Data Ready, Comms
VC9		Comms Select 2. ExT1. ExT2. ExT3. ExT4
VC10		
VC11		EN. VDDEXT.
VC12		
VCn (for n = 0 to 12)		
CBn (for n = 1 to 12)		
CBn (for n = 1 to 9)		
CBn (for n = 10 to 12).		
Current into VCn, VBAT, VSS (Latch up Test)		
ESD Rating		
Human Body Model (Tested per JESD22-A11	214/	
Machine Model (Tested per JESD22A115-A)		
Capacitive Discharge Model (Tested per JESD 22A115-A)		
Latch Up (Tested per JESD-78B; Class 2, Level		

NOTE: DOUT, Data Ready, and Fault are digital outputs and should not be driven from external sources. V2P5, REF, TEMPREG and BASE are analog outputs and should not be driven from external sources.

Note: Changed items are shaded in yellow

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (C/W)	θ _{JC} (C/W)
64 Ld TQFP Package (Notes 5, 6)	49	9
Max Continuous Package Power Dissipation .		400mW
Storage Temperature		5°C to +125°C
Max Operating Junction Temperature		+ 125° C
Pb-Free Reflow Profile (*)	Refer to JED	EC J STD 020D

Recommended Operating Conditions

T _A , Ambient Temperature Range	40°C to +105°C
V _{BAT}	6V to 60V
VBAT (Daisy Chain Operation)	10V to 60V
VCn (for n = 1 to 12)	. V(VCn-1) to V(VCn-1) + 5V
VC0	
CBn (for n = 1 to 9)	.V(VCn-1) to V(VCn-1) + 9V
CBn (for n = 10 to 12).	V(VCn) -9V to V(VCn)
DIN, SCLK, CS, DOUT, Data Ready, Comms Select	t 1,
Comms Select 2, ExT1, ExT2, ExT3, ExT4, TEM	PREG,
REF, V3P3, VCC, Fault, Comms Rate 0, Comm	s Rate 1,
EN, VDDEXT	0V to 3.6V
	and the second se



PCN13051 - Current Data Sheet

ISL78600

Absolute Maximum Ratings

Unless otherwise specified. With respect to VSS.

DIN, SCLK, CS, DOUT, Data Ready, comms Select n, ExTn, TEMPREG, REF, V3P3, VCC, Fault, Comms Rate n, Base, EN, VDDEXT. -0.2V to 4.1V V2P5. -0.2V to 2.9V VBAT -0.5V to 63V Dhil, DLo1, DHi2, DLo2 -0.5V to (WBAT + 0.5V) VC0. -0.5V to + 9.0V VC1. -0.5V to + 18V VC2. -0.5V to + 18V VC3. -0.5V to + 27V VC4. -0.5V to + 27V VC5. -0.5V to + 36V VC6. -0.5V to + 45V
Comms Rate n, Base, EN, VDDEXT. -0.2V to 4.1V V2P5. -0.2V to 2.9V VBAT. -0.5V to 63V Dhi1, DL01, DHi2, DL02 -0.5V to (VBAT + 0.5V) VC0 -0.5V to + 9.0V VC1 -0.5V to + 18V VC2 -0.5V to + 18V VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
V2P5. -0.2V to 2.9V VBAT. -0.5V to 63V Dhi1, DL01, DHi2, DL02 -0.5V to (VBAT + 0.5V) VC0 -0.5V to + 9.0V VC1 -0.5V to + 9.0V VC2 -0.5V to + 18V VC3 -0.5V to + 18V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VBAT. -0.5V to 63V Dhi1, DL01, DHi2, DL02 -0.5V to (VBAT + 0.5V) VC0 -0.5V to + 9.0V VC1 -0.5V to + 18V VC2 -0.5V to + 18V VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
Dhi1, DL01, DHi2, DL02 -0.5V to (VBAT + 0.5V) VC0 -0.5V to + 9.0V VC1 -0.5V to + 18V VC2 -0.5V to + 18V VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VC0 -0.5V to + 9.0V VC1 -0.5V to + 18V VC2 -0.5V to + 18V VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 27V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VC1 -0.5V to + 18V VC2 -0.5V to + 18V VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VC2 -0.5V to + 18V VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VC3 -0.5V to + 27V VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VC4 -0.5V to + 27V VC5 -0.5V to + 36V VC6 -0.5V to + 36V VC7 -0.5V to + 45V
VC5
VC6
VC7
VC80.5V to + 45V
VC9
VC100.5V to + 63V
VC11
VCn (for n = 0 to 12)0.5 to VBAT + 0.5V
CBn (for n = 1 to 12)
CBn (for n = 1 to 9)
CBn (for n = 10 to 12)
Current into VCn, VBAT, VSS (Latch up Test)
ESD Rating
Human Body Model (Tested per JESD22-A114F)
Machine Model (Tested per JESD22A115-A)
Capacitive Discharge Model (Tested per JESD22-C101D)
Latch Up (Tested per JESD-78B; Class 2, Level A)
NOTE: DOILT Data Peady and Fault are digital outputs and should not be

NOTE: DOUT, Data Ready, and Fault are digital outputs and should not be driven from external sources. V2P5, REF, TEMPREG and BASE are analog outputs and should not be driven from external sources.

Note: Changed items are shaded in yellow

Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}(C/W)$	θ _{JC} (C/W)
64 Ld TQFP Package (Notes 5, 6)	42	9
Max Continuous Package Power Dissipation .		400mW
Storage Temperature		5°C to +125°C
Max Operating Junction Temperature		+125°C
Pb-Free Reflow Profile (*)	Refer to JED	EC J STD 020D

Recommended Operating Conditions

T _A , Ambient Temperature Range	40°C to +105°C
V _{BAT}	6V to 60V
VBAT (Daisy Chain Operation)	10V to 60V
VCn (for n = 1 to 12)	V(VCn-1) to V(VCn-1) + 5V
VC0	0.1V to 0.1V
CBn (for n = 1 to 9)	V(VCn-1) to V(VCn-1) + 9V
CBn (for n = 10 to 12)	V(VCn) -9V to V(VCn)
DIN, SCLK, CS, DOUT, Data Ready, Comms Sele	ect 1,
Comms Select 2, ExT1, ExT2, ExT3, ExT4, TE	MPREG,
REF, V3P3, VCC, Fault, Comms Rate 0, Com	ms Rate 1,
EN, VDDEXT	

PCN13051 - New Data Sheet

Electrical Specifications V_{BAT} = 6 to 60V, T_A = -20°C to +60°C, unless otherwise specified. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
ISL78600 Initial Cell Monitor	ΔV_{CELL}	V _{CELL} = V _{NOM} - 0.3V < V _{CELL} < V _{NOM} + 0.3V	-2.5		2.5	mV
Voltage Error (Note 11)		V _{CELL} = V _{NOM} - 0.7V < V _{CELL} < V _{NOM} + 0.7V	-3.5		3.5	mV
V _{NOM} = nominal calibration voltage.		V _{CELL} = 4.95	-10		10	mV
-		V _{CELL} = 0.5	-15		15	mV
Note: Cell measurement accuracy figures assume a fixed $1k\Omega$ resistor is placed in series with each VCn pin (n = 0 to 12).		V _{CELL} = V _{NOM} - 0.7V < V _{CELL} < V _{NOM} + 0.7V -40 °C to +85 °C (Note 9)	-9.5		9.0	mV
		-40 ° C to +105 ° C (Note 9)	-26.5		26.5	mV
		V _{CELL} = 4.95 -40 °C to +85 °C (Note 9)	-11		11	mV
		-40 °C to +105 °C (Note 9)	-26.5		26.5	mV
CC		V _{CELL} = 0.5 -40 °C to +85 °C (Note 9)	-18		18	mV
		-40 °C to +105 °C (Note 9)	-37		37	mV
PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
Initial V _{BAT} monitor Voltage Error	∆V _{BAT}	Measured at V _{BAT} = 36V to 43.2V	-100		100	mV
(Note 11)	Measured at V _{BAT} = 31.2V to 48V	-125		125	mV	
		Measured at V _{BAT} = 31.2V to 59.4V	-250		250	mV
		Measured at V _{BAT} = 6V to 59.4V	-300		300	mV
		Measured at V _{BAT} = 6V to 59.4V -40 °C to +105 °C (Note 9)	-490		490	mV

NOTES:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

8. Scan and Measurement start times are synchronised by the receiver to the falling edge of the 24th clock pulse (Daisy Chain systems) or to the falling edge of the 16th clock pulse (non-Daisy Chain, single device systems) of the Scan or *Measure* command. Clock pulses are at the SCLK pin for Master and Stand-alone devices, and at the DHi/DLo1 pins for middle and Top Daisy Chain devices. Max values are based on characterization of the internal clock and are not 100% tested.

9. These MIN and/or MAX values are based on characterization data and are not 100% tested.

10. Biasing setup as in Figure 55 on page 84 or equivalent.

11. Initial accuracy does not include drift due to solder or heat effect.

Note: Changed items are shaded in yellow



PCN13051 - Current Data Sheet

Electrical Specifications V_{BAT} = 6 to 60V, T_A = -20°C to +60°C, unless otherwise specified. (Continued)

Measured at V_{BAT} = 31.2V to 48V

Measured at V_{BAT} = 31.2V to 59.4V

Measured at V_{BAT} = 6V to 59.4V

Measured at V_{BAT} = 6V to 59.4V

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
ISL78600 Cell Monitor Voltage	∆V _{CELL}	$V_{CELL} = V_{NOM} - 0.3V < V_{CELL} < V_{NOM} + 0.3V$	-2.5		2.5	mV
Error		V _{CELL} = V _{NOM} - 0.7V < V _{CELL} < V _{NOM} + 0.7V	-3.5		3.5	mV
V _{NOM} = nominal calibration voltage.		V _{CELL} = 4.95	-10		10	mV
voltage.		V _{CELL} = 0.5	-15		15	mV
Note: Cell measurement accuracy figures assume a fixed $1k\Omega$ resistor is placed in series with each VCn pin (n = 0 to 12).		V _{CELL} = V _{NOM} - 0.7V < V _{CELL} < V _{NOM} + 0.7V -40°C to +85°C (Note 9)	-9.5		9.0	mV
		-40 °C to +105 °C (Note 9)	-26.5		26.5	mV
		V _{CELL} = 4.95 -40 °C to +85 °C (Note 9)	-11		11	mV
		-40°C to +105°C (Note 9)	-26.5		26.5	mV
CO		V _{CELL} = 0.5 -40°C to +85°C (Note 9)	-18		18	mV
		-40°C to +105°C (Note 9)	-37		37	mV
PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
V _{BAT} Monitor Voltage Error	ΔV_{BAT}	Measured at V _{BAT} = 36V to 43.2V	-100		100	mV

125

250

300

490

m٧

mV

mV

m٧

-125

-250

-300

-490

-40°C to +105°C (Note 9)

inter_{sil}	SIMPLY SMARTER [™]
----------------------------	-----------------------------

PCN13051 - New Data Sheet

Electrical Specifications $V_{BAT} = 6 \text{ to } 60\text{V}, T_A = -20^{\circ}\text{C} \text{ to } +60^{\circ}\text{C}, \text{ unless otherwise specified. (Continued)}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
V _{REF} Reference Accuracy Test	V _{RACC}	V _{REF} value calculated using stored coefficients. V _{BAT} = 39.6V (See "Voltage Reference Check Calculation" on page 88.)	2.488	2.500	2.512	v
		V _{BAT} = 39.6V; -40 °C (Note 9)	2.488		2.512	v
		V _{BAT} = 39.6V; +85°C (Note 9)	2.4849		2.5172	v
		V _{BAT} = 39.6V; +105°C (Note 9)	2.4692		2.5273	v
Cell Input Current. Note: Cell accuracy figures assume	IVCELL	VC0 input VC0 ≥ 0.5 and VC0 ≤ 4.0V	-1.5	-1	-0.5	μA
a fixed $1k\Omega$ resistor is placed in series with each VCn pin (n = 0		VC0 > 4.0V	-1.75	/	-0.5	μA
to 12)		-40 °C to +105 °C (Note 9)	-2.0	-1	-0.5	μA
		VC1, VC2, VC3 inputs VCn - VC(n-1) \geq 0.5 and VCn-VC(n-1) \leq 4.0V	-2.7	-2	-1.3	μA
		VCn - VC(n-1) > 4.0V	-2.85		-1.0	μA
		-40°C to +105°C (Note 9)	-3.0	-2	-1.0	μA
		VC4 input $\label{eq:VC4} \text{VCn} \text{-} \text{VC}(\text{n-1}) \geq 0.5 \text{ and } \text{VCn} \text{-} \text{VC}(\text{n-1}) \leq 4.0 \text{V}$	-0.6	0	0.6	μΑ
		VCn - VC(n-1) > 4.0V	-0.7		0.85	μA
		-40°C to +105°C (Note 9)	- 0.8	0	0.95	μA
		VC5, VC6, VC7, VC8, VC9, VC10, VC11 inputs VCn - VC(n-1) < 2.6V	0.5	2	2.7	μA
		$\label{eq:VCn-VC(n-1)} VCn -VC(n-1) \leq \mathbf{2.6V} \text{ and } VCn-VC(n-1) \leq \mathbf{4.0V}$	1.5	2	2.7	μA
		VCn - VC(n-1) > 4.0V	1.5	2	<mark>3.1</mark>	μA
		-40 ° C to +105 ° C (Note 9)	0.5	2	<mark>3.25</mark>	μA
		VC12 input VC12 - VC11 \geq 0.5 and VC12-VC11 \leq 4.0V	0.6	1	1.7	μA
		VC12 - VC11 > 4.0V	0.6		<mark>2.05</mark>	μA
		-40°C to +105°C (Note 9)	0.6	1	<mark>2.3</mark>	μΑ
Cell Balance Output Leakage in Shutdown	ICBSD	EN = GND. V _{BAT} = 39.6V.	<mark>-500</mark>	10	700	nA
CELL OPEN WIRE DETECTION						-
(See Sections "Scan Wires" on pa	ge 25, "IS CN	, PIN37, PIN39" on page 33, and "Open Wire Test" on p	age 47.)			
Open Wire Current	Iow	ISCN bit = 0; V _{BAT} = 39.6V	0.125	0.15	0.185	mA
		ISCN bit = 1; V _{BAT} = 39.6V	0.85	1.0	1.15	mA

Note: Changed items are shaded in yellow



PCN13051 - Current Data Sheet

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
V _{REF} Reference Accuracy Test	V _{RACC}	V_{REF} value calculated using stored coefficients. $V_{BAT} = 39.6V$	2.488	2.500	<mark>2.512</mark>	v
		(See "Voltage Reference Check Calculation" on page 84.)				
Cell Input Current. Note: Cell accuracy figures assume	IVCELL	VCO input $\label{eq:VCO} \text{VCO} \geq 0.5 \text{ and } \text{VCO} \leq 4.0 \text{V}$	-1.5	-1	-0.5	μΑ
a fixed $1k\Omega$ resistor is placed in series with each VCn pin (n = 0		VC0 > 4.0V	-1.75		-0.5	μΑ
to 12)		-40 °C to +105 °C (Note 9)	-2.0	-1	-0.5	μA
		VC1, VC2, VC3 inputs VCn - VC(n-1) \geq 0.5 and VCn-VC(n-1) \leq 4.0V	-2.7	-2	-1.3	μΑ
		VCn - VC(n-1) > 4.0V	-2.85		-1.0	μΑ
		-40 °C to +105 °C (Note 9)	-3.0	-2	-1.0	μA
		VC4 input $\label{eq:VC4} \text{VCn} \text{-} \text{VC}(n\text{-}1) \geq 0.5 \text{ and } \text{VCn}\text{-}\text{VC}(n\text{-}1) \leq 4.0 \text{V}$	-0.6	0	0.6	μΑ
		VCn - VC(n-1) > 4.0V	-0.7		<mark>0.7</mark>	μA
		-40°C to +105°C (Note 9)	- 0.8	0	<mark>0.8</mark>	μA
	VC5, VC6, VC7, VC8, VC9, VC10, VC11 inputs VCn - VC(n-1) < 2.6V	0.5	2	2.7	μA	
		$\label{eq:VCn-VC(n-1)} VCn -VC(n-1) \leq \mathbf{2.6V} \text{ and } VCn-VC(n-1) \leq \mathbf{4.0V}$	1.5	2	2.7	μA
		VCn - VC(n-1) > 4.0V	1.5	2	<mark>2.85</mark>	μA
		-40°C to +105°C (Note 9)	0.5	2	<mark>3.0</mark>	μA
		VC12 input $\label{eq:VC12-VC11} VC12 \cdot VC11 \geq 0.5 \text{ and } VC12\text{-}VC11 \leq 4.0V$	0.6	1	1.7	μA
		VC12-VC11>4.0V	0.6		1.75	μΑ
		-40 °C to +105 °C (Note 9)	0.6	1	<mark>2.0</mark>	μA
Cell Balance Output Leakage in Shutdown	ICBSD	EN = GND. V _{BAT} = 39.6V.	<mark>-250</mark>	10	<mark>250</mark>	nA
CELL OPEN WIRE DETECTION	ge 25, "ISCN.	PIN37, PIN39" on page 33, and "Open Wire Test" on pa	age 47.)			
Open Wire Current	I _{OW}	ISCN bit = 0; V _{BAT} = 39.6V	0.125	0.15	0.175	mA
		ISCN bit = 1; V _{BAT} = 39.6V	0.85	1.0	1.15	mA

Electrical Specifications $V_{BAT} = 6 \text{ to } 60\text{V}, T_A = -20^{\circ}\text{C} \text{ to } +60^{\circ}\text{C}, \text{ unless otherwise specified. (Continued)}$

Note: Changed items are shaded in yellow

