

PRODUCT/PROCESS CHANGE NOTICE (PCN)							
PCN #: N1512-01 Date: January 8, 2016 Product Affected: 8725AM-21LF(T) Date Effective: April 8, 2016			MEANS OF DISTINGUISHING CHANGED DEVICES: Product Mark Change in ordering part# Back Mark Date Code Other				
Contact:	TSD Clock Team		Attachment: Yes No				
E-mail:	clocks@idt.com		Samples: Samples are available now.				
 DESCRIPTION Die Technolog Wafer Fabrica Assembly Prod Equipment Material Testing Manufacturing Data Sheet Other - Die Ref 	AND PURPOSE O gy tion Process cess g Site evision Change	F CHANGE: This notice is to advise ou version of the 8725AM-21 performance. There is a minor change to manufacturing. The chang We are requesting a last t	Ir customers that the IDT Part 8725BM-21LF(T) is an updated 1LF(T) to improve the VCO stability for an overall better o the top metal. The is no change to the die/package technology ge in datasheet parameters is shown in page 3. time buy of the previous version by April 8, 2016.	or			
RELIABILITY / There is no chang	QUALIFICATION ge in die technology/	SUMMARY: process.					
CUSTOMER AC IDT records indi- to grant approval it will be assume IDT reserves the on the earlier ver	CKNOWLEDGME cate that you require l or request additiona d that this change is right to ship either v sion has been deplet	NT OF RECEIPT: written notification of this o al information. If IDT does r acceptable. ersion manufactured after th ed.	change. Please use the acknowledgement below or E-Mail not receive acknowledgement within 30 days of this notice the process change effective date until the inventory				
Customer:			Approval for shipments prior to effective date.				
Name/Date:		E-	-Mail Address:				
Title:		Pł	hone # /Fax #:				
CUSTOMER CO	OMMENTS:						
IDT ACKNOWLEDGMENT OF RECEIPT:							
RECD. BY:			DATE:				



Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138

PRODUCT/PROCESS CHANGE NOTICE (PCN)

ATTACHMENT 1 - PCN #: N1512-01

PCN Type: Die Revision Change / Datasheet

 Data Sheet Change:
 Yes

 Detail of Change:
 This notice is to advise our customers that the IDT Part 8725BM-21LF(T) is an updated version of the 8725AM-21LF(T) to improve the VCO stability for an overall better performance.

 There is a minor change to the top metal. The is no change to the die/package technology or manufacturing. The change in datasheet parameters is shown in page 3.

We are requesting a last time buy of the previous version by April 8, 2016.

Table 1

Old Ordering Part Number	New Ordering Part Number				
8725AM-21LF	8725BM-21LF				
8725AM-21LFT	8725BM-21LFT				

Qualification Test Plan and Result:

Qual Vehicle:

8725BM-21LF

Test Description	Test Method (Latest specs in effect)	Test Results (SS / Rej)		
ESD: Human Body Model @ 2000V	Each IO Pin Individually to I/O	3/0		
ESD: Charged Device Model @ 1500V	JESD22-C101	3/0		
Latch-up	JESD78	6/0		

FROM rev A

8725-21 / COMMERICAL temperature range

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
fmax	Output Frequency				630	MHz
tPD	Propagation Delay; NOTE 1	$PLL_SEL = 0V, f \le 700MHz$	3.2		4.5	ns
tsk(Ø)	Static Phase Offset; NOTE 2, 5	PLL_SEL = 3.3V	-95	30	155	ps
tsk(o)	Output Skew; NOTE 3, 5	PLL_SEL = 0V			50	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 5, 6				35	ps
t jit(θ)	Phase Jitter; NOTE 4, 5, 6				±50	ps
t∟	PLL Lock Time				1	ms
tr / tr	Output Rise/Fall Time	20% to 80%	300		700	ps
tPW	Output Pulse Width		tperiod/2 - 85	tperiod/2	tperiod/2 + 85	ps

All parameters measured at fMAX unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Characterized at VCO frequency of 622MHz.

TO rev B 8725BI-21 / INDUTRIAL Temperature Range

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
fmax	Output Frequency				630	MHz
tPD	Propagation Delay3	PLL_SEL = 0V, f ≤ 630MHz	3.2		4.5	ns
tsk(Ø)	Static Phase Offset4, 5	PLL_SEL = 3.3V	-125	37.5	200	ps
tsk(o)	Output Skew5, 6	PLL_SEL = 0V			50	ps
tjit(cc)	Cycle-to-Cycle Jitter5, 7				50	ps
tjit(θ)	Phase Jitter5, 7, 8				±50	ps
t∟	PLL Lock Time				1	ms
tR / tF	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
tPW	Output Pulse Width		tPERIOD/2 - 90	tPERIOD/2	tperiod/2 + 90	ps

NOTE 1. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device

is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal

equilibrium has been reached under these conditions.

NOTE 2. All parameters measured at fMAX unless noted otherwise

NOTE 3. Measured from the differential input crossing point to the differential output crossing point.

NOTE 4. Defined as the time difference between the input reference clock and the average feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 5. This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 7. Characterized at VCO frequency of 622MHz.

NOTE 8. Phase jitter is dependent on the input source used.