

QSpan II™ Design Notes

8091862_DN001_03

October 2009

6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775 Printed in U.S.A. ©2009 Integrated Device Technology, Inc.

GENERAL DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

CODE DISCLAIMER

Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICU-LAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES. The code examples also may be subject to United States export control laws and may be subject to the export or import laws of other countries and it is your responsibility to comply with any applicable laws or regulations.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IDT, the IDT logo, and Integrated Device Technology are trademarks or registered trademarks of Integrated Device Technology, Inc.

Revision History

8091862_DN001_03, October 2009

This version of the document was rebranded as IDT. It does not include any technical changes.

8091862_DN001_02, July 2000 Revised lines 8 and 12 of Table 2.

8091862_DN001_01, July 2000 Document Creation.

Design Notes

This document identifies some important design differences for the QSpan II (CA91L862A) device and the QSpan (CA91C860B, CA91L860B) device.

Redefinition of VIO to VH pin

The QSpan (CA91L860B-xxCE) and QSpan IIZ/Z1 (CA91L862A-xxCEZx) define pin R3 as VIO. Pin R3 has been redefined in the QSpan II (CA91L862A-xxCE) as VH. This change may impact some board designs. The QSpan II (CA91L862A-xxCE) is the production device.

The QSpan/QSpan IIZ/QSpan IIZ1 defines VIO as an input pin. The VIO pin is used to determine the PCI signalling characteristics. This implementation restricts the power up sequencing of the device. If 5V is applied to the VIO pin, then the 3.3V power ramp must occur before the 5V power to ensure the current specification for the VIO pin is not exceeded. The current may be limited to VIO through an external series resistor.

The QSpan II (CA91L862A-xxCE) defines VH (Highest I/O voltage) as a power pin. This implementation removes the restriction on power sequencing. VH must be connected to the highest voltage level that the QSpan II I/Os will observe on either the QBus or the PCI Bus (see Table 1). The QSpan II (CA91L862A-xxCE) contains Universal PCI Buffers eliminating the requirement for a VIO pin. Since the QSpan II (CA91L862A-xxCE) contains Universal PCI Buffers, the signalling characteristics of the QSpan II (CA91L862A-xxCE) operate within the PCI specification electrical requirements of both a 5V and 3.3V signalling environment.

PCI Bus Voltage (V)	QBus Voltage (V)	VH Voltage (V)
3.3	3.3	3.3
5	5	5
3.3	5	5
5	3.3	5
VIO*	3.3	VIO*
VIO*	5	5

Table 1: Voltage required to be applied to VH

*VIO denotes the signal connection to the PCI bus connector for Universal Signalling.

The transition to the QSpan II (CA91L862A-xxCE) will require you to review the current board design. This may require a change to your assembly instructions/BOM (bill of materials) (for example, the requirement to change resistor value) or worst case require a change to the PCB (or strap added). The key areas to review are:

- the value of the current limiting resistor on VIO
- the voltage that is applied to VH/VIO pin on QSpan
- the highest I/O voltage level the QSpan II (CA91L862A-xxCE) will observe

Please see Table 2 for the full details on the required actions for each possible design implementation. The yellow rows within Table 2 indicate the majority of designs that will be impacted, provided the previously defined requirements for VIO (R3 on device) were implemented.

	PCI Bus Voltage	QBus Voltage	Required Action for VH
Current VIO Connection	(V)	(V)	Connection
Directly to 3.3V	3.3	3.3	No change required.
	3.3	5	Connect VH directly to 5V
	5	3.3	Connect VH directly to 5V
	5	5	Connect VH directly to 5V
	VIO*	3.3	Connect VH directly to VIO*
	VIO*	5	Connect VH directly to 5V
Series resistor to 3.3V	3.3	3.3	Replace with 0 ohm resistor
	3.3	5	Remove the resistor
			Connect VH directly to 5V
	5	3.3	Replace with 0 ohm resistor
			Connect VH directly to 5V
	5	5	Replace with 0 ohm resistor
	UTO*	2.2	Connect VH directly to 5V
	VIO*	3.3	Replace with 0 ohm resistor
		5	Remove the resistor
	VIO ⁺	5	Connect VH directly to 5V
Directly to 5V	33	33	Connect VH directly to 3 3V
	33	5	No change required
	5	33	No change required
	5	5	No change required
	VIO*	33	Connect VH directly to VIO*
	VIO*	5	No change required
Series resistor to 5V	33	33	Replace with 0 ohm resistor
Series resistor to 5 v	5.5	5.5	Connect VH directly to 3.3V
	3.3	5	Replace with 0 ohm resistor
	5	3.3	Replace with 0 ohm resistor
	5	5	Replace with 0 ohm resistor
	VIO*	3.3	Replace with 0 ohm resistor
			Connect VH directly to VIO*
	VIO*	5	Replace with 0 ohm resistor
Directly to VIO*	3.3	3.3	Connect VH directly to VIO*
	3.3	5	Connect VH directly to 5V
	5	3.3	Connect VH directly to 5V
	5	5	Connect VH directly to 5V
	VIO*	3.3	No change required.
	VIO*	5	Connect VH directly to 5V
Series resistor to VIO*	3.3	3.3	Replace with 0 ohm resistor
			Connect VH directly to VIO*
	3.3	5	Replace with 0 ohm resistor
			Connect VH directly to 5V
	5	3.3	Replace with 0 ohm resistor
			Connect VH directly to 5V
	5	5	Replace with 0 ohm resistor
	VIO*	2.2	Replace with 0 ohm resistor
	VIO*	5.5	Poplace with 0 ohm resistor
	V10*	5	Connect VH directly to 5V
			Connext +11 directly to 54

Table 2: Implications of VIO/VH redefinition.

 $\ast \text{VIO}$ denotes the signal connection to the PCI bus connector for Universal Signalling.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: email: EHBhelp@idt.com phone: 408-360-1538 Document: 8091862_DN001_03

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of others.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2009. All rights reserved.